|Publication number||US6475877 B1|
|Application number||US 09/469,749|
|Publication date||Nov 5, 2002|
|Filing date||Dec 22, 1999|
|Priority date||Dec 22, 1999|
|Also published as||CN1199250C, CN1301039A, EP1111662A2, EP1111662A3, EP1111662B1, US6790703, US20020197767|
|Publication number||09469749, 469749, US 6475877 B1, US 6475877B1, US-B1-6475877, US6475877 B1, US6475877B1|
|Inventors||Richard Joseph Saia, Kevin Matthew Durocher, James Wilson Rose, Leonard Richard Douglas|
|Original Assignee||General Electric Company|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Referenced by (66), Classifications (38), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates generally to the field of die placement, and in particular, to improving accuracy during placement of die onto a flex substrate such as polyimide flex.
The technique of adaptive lithography for die placement involves measuring the misalignment of specified preexisting features (e.g. die bond pads or fiducial marks on prior metal layers), and modifying the routing of metal lines and vias to correspond to these misalignments. If one were using conventional lithography tools, this would be analogous to fabricating a custom mask for each layer of artwork exposed on each unique part. The employment of a virtual mask (i.e., a mask which is written directly from computer memory onto the parts), and the automated customization of the artwork, prevents this from being cost-prohibitive.
Yet, there are still drawbacks to this approach. It is capital-intensive, requiring custom equipment for automating the customization of the interconnect artwork to accommodate misalignment of die and distortion of prior layers of routing. It is also computationally intensive, as design rules for minimum line width and pitch must be followed while rerouting lines, and each artwork is unique to the part it represents. Finally, and most importantly, as currently practiced this procedure remains highly labor intensive. The precise measurement of misregistration of each die, and of the distortion of flexible substrates has not been fully automated. Techniques have been developed to generalize flex distortion and reduce the number of measurements, and custom “Component Mapping Systems” (CMS) can be used to reduce the number of man-hours required to acquire the data needed to accurately customize artwork for each unique part. But a significant amount of operator involvement is still required for setup, discretion (to supplement / override the automated vision system of the CMS), and tracking to ensure that the correct artwork is exposed on each corresponding part.
In one form of high density interconnect (HDI) circuit module, an adhesive coated polymer film overlay is applied over a substrate which can support integrated circuit chips in chip wells. Via openings are then formed to expose chip pads of the integrated circuit chips. The polymer film provides an insulated layer upon which is deposited a metallization pattern for interconnection of substrate metallization and/or individual circuit chips through the vias. Methods for performing an HDI process using overlays are further described in Eichelberger et al., U.S. Pat. No. 4,783,695, and in Eichelberger et al., U.S. Pat. No. 4,933,042. Generally a plurality of polymer film overlays and metallization patterns are used.
In another form of circuit module fabrication (referred to herein as chip-on-flex), as described by commonly assigned Cole et al., U.S. Pat. No. 5,527,741, a method for fabricating a circuit module includes using a flexible interconnect layer having a metallized base insulative layer and an outer insulative layer. At least one circuit chip having chip pads is attached to the base insulative layer and vias are formed in the outer and base insulative layers to expose selected portions of the base insulative layer metallization and the chip pads. A substrate can be molded around the attached chip or chips. A patterned outer metallization layer is applied over the outer insulative layer extending through selected ones of the vias to interconnect selected ones of the chip pads and selected portions of the base insulative layer metallization.
In the standard chip-on-flex processes such as disclosed in aforementioned Cole et al., U.S. Pat. No. 5,527,741, the die are placed on flex substrate such as polyimide flex by interpolative alignment to “global” fiducials patterned in metal which are typically located at the outer extents of the module layout. The accuracy of die placement within 25μ of target has a Zst of 1.79 σ (see FIG. 6), wherein Zst is defined as the “short term sigma.” Zst is a statistical measure of how often defects (i.e. die misplacements in this case) are likely to occur. The higher the sigma value, the less likely a process will produce defects. As a result of this, alignment of the flex metal interconnect through vias to the die bond pads is generally accomplished with the use of “adaptive lithography” such as described in Eichelberger et al., U.S. Pat. No. 4,835,704. Adaptive lithography is a method which can accommodate die placement errors by creating “custom” direct write artwork for the position of laser drilled vias and the subsequent interconnect metal patterning. Although this process works well, it requires custom built equipment which is expensive and relatively difficult to maintain. It also requires a very large data file to store unique artwork for each module processed. The resulting “adaptive” artwork also limits the design rules of the interconnect layout near die. This becomes increasingly more important as the size of die and die bond pads shrink. It is estimated that by the year 2007, the die bond pad size will shrink to 40μ on a 55μ pitch. Interconnect routing using adaptive lithography will become very difficult. E. W. Balch et al., “HDI Chip Attachment Method for Reduced Processing,” application Ser. No. 09/399,461, filed Sep. 20, 1999, discloses a process in which vias are pre-drilled through flex substrate coated with adhesive. The die are then aligned to the pre-drilled vias, and placed in the adhesive. This method depends heavily on the flow properties of the die attach adhesive. To provide void-free attachments, the optimum die attach adhesives for chip-on-flex flow during curing. With this method, adhesive also flows into the pre-drilled vias during the cure process, and can not be removed. If the via is not open, contact to the die bond pad can not be made. The pre-drilled vias in polyimide are also not an optimum structure for die placement alignment.
Further, avoiding sharp via corners is typically advantageous to improve reliability, reduce stress, and allow for more efficient interconnect routing designs.
Thus, it is desirable to provide an alternate method of aligning the die to the interconnect metal on the flex using commercially available equipment, while eliminating the use of adaptive lithography and expensive custom equipment. A benefit of this would be the ability to accommodate multi-chip module (MCM)interconnect routing necessary for the next generation die.
It is further desirable to provide a method of forming non-rectangular vias, allowing the via shape, determined by the metal pattern and the etching technique, to be varied. Round vias, for example, may improve reliability because they have no stress points, and may allow for more efficient interconnect routing designs.
It is further desirable to provide the ability to remove dielectric material from the surface of MMIC or MEMS die for improved electrical performance or mechanical function, in large areas, not just small vias.
It is further desirable to enable the formation of vias to bond pads using any of a variety of methods (e.g., RIE (reactive ion etching), plasma etching, excimer ablation).
Briefly, in accordance with one embodiment of the invention, a method for aligning die to interconnect metal on a flex substrate to produce at least one electronic chip package comprises patterning a mask for via formation in a via mask layer on a bottom surface of said flex substrate; and adaptively aligning at least one bond pad of at least one die to local fiducials of the via mask layer.
As a result of this process, the flex metal artwork does not have to be customized for each die misplacement using “adaptive lithography”. Die are placed based on the local details of the interconnected artwork, rather than interconnect artwork being adapted to suit the prior placement of die. Lower cost commercially available lithography equipment can be used for processing, reducing capital equipment and processing cost. The method is compatible with the projected designs of the next generation die which will have bond pads on the order of 40 um in size.
The features of the invention believed to be novel are set forth in the appended claims. The invention, however, together with further objects and advantages thereof, may best be understood by reference to the following description taken in conjunction with the accompanying drawing(s) in which:
FIG. 1 contains a series of plan views illustrating the steps of the process by which a die is aligned to interconnect metal on a flex substrate according to an embodiment of the invention.
FIG. 2 is a plan view illustrating the desired alignment of a die and its die bond pads to via drop openings patterned in a metal mask layer of a flex substrate.
FIG. 3 is a mixed plan and schematic view showing how a downward-looking camera is used to pinpoint via drop openings to which die bond pads are to be aligned.
FIG. 4 is a mixed plan and schematic view showing how an upward-looking camera is used to pinpoint the locations of the die bond pads to be aligned with the via drop openings pinpointed in FIG. 3.
FIG. 5 is a mixed plan and schematic view showing how the die bond pads are then aligned and pressed into alignment with the via drop openings, following the processes of FIGS. 4 and 5.
FIG. 6 is a graphical illustration of die placement accuracy obtained by prior art methods.
FIG. 7 is a graphical illustration of the improvement in die placement accuracy obtained by an experimental reduction to practice of the invention.
Referring to FIG. 1, which from top to bottom illustrates a die alignment process according to one embodiment of the present invention, starting with a flex substrate 100 such as polyimide flex at step 11, a mask for via formation is first deposited and patterned in a metal via mask layer 102 on the bottom surface of flex substrate 100 (step 12). Importantly, the pattern incorporates local reference features which precisely correspond to features on each die that will be placed on the frame. In particular, local fiducials 114 such as die drop locations are patterned directly into via mask layer 102. Via mask layer 102 does not ever have to be modified using adaptive lithography once die are placed, because the via mask layer is the reference upon which all die placements and interconnect patterns are subsequently based.
Die attach means 104 such as die attach adhesive is then applied to the top side of flex substrate 100 (step 13). Bond pads 106 on die 108 are locally aligned to local fiducials 114 patterned on metal via mask layer 102 and attached (using die attach means, e.g. adhesive 104) to flex substrate 100 with high accuracy, using a novel and inventive “adaptive die placement” apparatus and method (step 14). Adaptive die placement as disclosed herein will be described in greater detail in connection with FIGS. 2 through 5. The modules optionally may be encapsulated by material 111 at this point, for example, in manner similar to that described in aforementioned U.S. Pat. No. 5,527,741.
Vias 110 down to die bond pads 106 are then created (opened) by any of a variety of methods, such as plasma etching or excimer laser ablation, through the existing aligned metal via mask layer 102 on flex substrate 100 (step 15). Indeed, the use of via mask layer 102 for adaptive die placement has the side benefit of enabling a wide range of techniques to be used for via formation.
Finally, interconnect metal 112 is then deposited (step 16), and patterned and etched (step 17). This results in a full chip scale package or multichip module 1 following step 17.
Although the steps in FIG. 1 are all shown as having the same orientation, typically steps 12 and 15-17 are more easily performed by inverting the structure. Additionally, the terms “top” and “bottom” are used for purposes of example only.
FIGS. 2 through 5 illustrate in further detail, the adaptive die placement leading to the configuration of step 14. Generally, there are three primary sources of die placement misalignment. Preparation of the frame for die placement may introduce distortion of the flex substrate 100 on the frame. Variability in placement of the frame within a die attach station may introduce translation and rotation errors for the entire frame. Errors in the calibration or interpolation of robot motion across its working area may result in misplacement of die with respect to fiducials between which the robot motions are interpolated.
These errors are accommodated so as to lead to the configuration resulting at step 14, using adaptive die placement. In particular, as shown in FIG. 2, it is desired to achieve a close alignment 302 between a selected pair of die bond pads 106 of die 108 and a corresponding selected pair of local fiducials 114, such as the illustrated via drop openings, patterned directly into via mask layer 102.
To achieve this, die 108 are loaded with the active surface face down. A downward-looking camera focuses on the reference features on a frame. A vision recognition system determines the location of reference features on the frame in a three-tiered hierarchy: “global” fiducials, “module” fiducials, and “local” fiducials. All of these fiducials are created at step 12 as part and parcel of via mask layer 102. Global fiducials are coarse features which enable the system to compensate for gross misalignment or rotation of the entire frame. A first downward-looking camera with low-magnification moves to a pair of standardized coordinates and locates the global fiducials within its field of view. These two global fiducials establish the location and rotation of the frame. A second downward-looking camera with higher magnification, 500, is positioned over the coordinates for each pair of module fiducials. Acquisition of each pair of module fiducials by this higher magnification camera partially corrects for distortion of the flex pattern across the frame. Aside from the fact that these fiducials are created as part of the patterning of via mask layer 102, the two above-described alignment steps are standard prior art practice for fabrication of chip-on-flex modules.
At this point, an additional novel and inventive alignment step takes place. High magnification, downward-looking camera 500 is positioned over the local fiducials 114 of via mask layer 102 for each die to be placed, and the vision system acquires the position of each of these local fiducial 114 features (see FIG. 3). The advantage to this step is that the computed interpolation of the placement point for each die, based on the module fiducials, is superseded by the actual positions of local fiducial 114 features which correspond to the die placement. An example of this would be a field of metal having openings such as via drop openings acting as local fiducials 114 which correspond (302) to the desired placement locations of die bond pads 106 on die 108. Alignment to two or more of these openings allows for more accurate placement of the die than does interpolation from a distant fiducial. Calibration errors, local distortions of the flex film, and other minor error sources are eliminated. The die is then “picked” by a vacuum end effector 610 and brought over an upward-looking camera 600 (see FIG. 4). Upward-looking camera 600 has approximately the same magnification as high magnification, downward-looking camera 500 which acquired the local fiducials. The position of the bond pads 106 on die 108 corresponding to the acquired features of the local fiducials 114 such as the via drop openings on flex substrate 100 are captured. This precisely determines the position and rotational orientation of die 108 and die bond pads 106 relative to vacuum end effector 610. Die 108 is then translated and rotated to match the desired position on flex substrate 100, and pressed against die attach means 104 on flex substrate 100.
In particular, as shown in detail in FIG. 3, downward-looking camera 500 emits light 510 from a light source associated therewith, toward and through die attach means 104 and flex substrate 100, each of which is translucent. Light rays which strike the metallic via mask layer 102 are reflected back toward downward-looking camera 500 while those directed toward the local fiducials 114 at the via drop openings pass through flex substrate 100 and are not reflected back, thus enabling downward-looking camera 500 to detect the via drop openings. As illustrated schematically, a control system 502 accepts (506) vision recognition data from downward-looking camera 500, and determines and records precise positions and angular orientations of the via drop openings in the plane normal to light path 510 as marked by local fiducials 114. Again, it is important to emphasize that in a preferred embodiment, local fiducials 114 are the via drop openings, which are directly patterned into metallic via mask layer 102. An actuator 504 for precisely moving and angularly-orienting downward-looking camera 500 and flex substrate 100 relative to one another are controlled (508) by control system 502. Actuator 504 typically employ numerically-controlled robotic motion technologies known in the art. In a preferred embodiment, flex substrate 100 occupies a fixed location, and downward looking camera 500 is moved relative thereto. It is understood, however, that alternative embodiments of the invention may actually move one or both of downward-looking camera 500 and flex substrate 100 on an absolute scale of motion to achieve the desired relative motion therebetween, and that numerous variations to achieve this relative motion would be apparent to someone of ordinary skill and is considered to be within the scope of this disclosure and its associated claims.
At this point, with suitable coordinates identified for via drop openings (local fiducials 114) and recorded in control system 502, it is now known where on flex substrate 100 die bond pads 106—once these are empirically located—should be placed. FIG. 4 illustrates how die bond pads 106 are in fact empirically located, using upward-looking camera 600. Vacuum end effector 610 or a suitable substitute or equivalent picks up die 108 with die bond pads 106. Further actuator 604 for precisely moving and angularly-orienting vacuum end effector 610 and upward looking camera 600 relative to one another are also controlled (608) by control system 502. Further actuator 604 typically employ robotic motion technologies, and the same considerations noted earlier for actuator 504 apply here as well. Upward-looking camera 600 also emits light 610 from a light source associated therewith. Light reflected off of die bond pads 106 is thus used to detect the locations and angular orientations of die bond pads 106 relative to the known location and orientation of vacuum end effector 610. As a result, control system 502 now has all the information needed to precisely align via drop openings (local fiducials 114) with die bond pads 106, see again, FIG. 2.
Thus, as now shown in FIG. 5, control system 502 uses the information previously captured by downward-looking camera 500 and upward-looking camera 600 to actuate (i.e. move) (508, 608) die bond pads 106 into alignment with the via drop openings on flex substrate 100, using the numerically-controlled robotic motion technologies that cause actuation 508, 608. Die bond pads 106 are then pressed together with flex substrate 100 and in particular are pressed into die attach means 104 to complete the adaptive die placement. After (optional) encapsulation 111, the resulting configuration is that of FIG. 1, step 14.
This is an improvement over non-adaptive die attachment techniques wherein die are positioned relative to “fiducials” on the metal artwork pattern, stepping a certain X and Y distance from that location to where the die is supposed to be on the flex. If the stepping stage is not calibrated, or if the flex is distorted in any way, the die will be misplaced. The present invention is also an improvement over above discussed adaptive lithography techniques which correct for the misplaced die by mapping where the misplaced die bond pads are and laser drilling a via to hit that location. In adaptive lithography techniques, the metal interconnect is also adjusted to hit the via, hence each artwork is different.
The processes of forming the die-specific alignment features on the flex film by depositing and patterning metal via mask layer 102 on the bottom surface of flex substrate 100, and aligning and placing die with respect to these features, as illustrated in FIGS. 1 through 5, comprise adaptive die placement as disclosed and understood herein. It should be noted that no adaptive lithography is necessary; indeed the elimination of adaptive lithography is a useful benefit of the invention. Again, die are placed in reference to the interconnect pattern as opposed to the interconnect pattern being corrected in reference to the die placement.
In the embodiment described above in which the die alignment features consist of a continuous field of metal (via mask layer 102) with local fiducials 114 that actually double as via drop openings for die bond pads 106, a second novel and inventive process enhancement may be realized. In conventional drilling processes., vias are drilled through a flex film to the die bond pads using an Argon-ion laser at 351 nm in a serial process which is frequently time consuming, particularly for complex modules incorporating a number of high pin count devices. The step is further complicated by the necessity of aligning to and recording the position of each die, as mentioned above. By contrast, an identical module built using the above described metal field for adaptive die placement already has a conformal mask (via mask layer 102) integrated onto the bottom surface of flex substrate 100. This mask can be used to form all the vias to the die bond pads (step 15) using any of a wide variety of methods (e.g., RIE, plasma etching, excimer ablation). These are all parallel methods, so the time required to form the vias is independent of the number of vias on the module. In short, the same via mask layer 102 that enables die 108 to be placed without these placements being later compensated by adaptive lithography also provides a conformal mask which enables vias 110 to be formed using a wide range of methods—including parallel methods—that cannot otherwise be employed for this purpose.
The need for adaptive lithography subsequent to the via drilling step is dependent only on the flex distortion, since the die and vias are located with respect to the preexisting alignment pattern on the flex.
An advantage of the use of local alignment features for precision placement of the die on the flex surface is that by aligning to a conformal via mask layer 102 for the subsequent via-forming step, precise alignment of the vias to the pads is ensured 1) without requiring an additional alignment/adaptation iteration, 2) without a serial laser via-drilling operation, and (3) without depending on the flow properties of the die attach adhesive. The conformal alignment layer (via mask layer 102) disclosed herein overcomes the many prior art limitations noted earlier.
In an experimental reduction to practice, KAPTONŽ polyimide (KAPTONŽ is a trademark of DuPont Co.) flex (0.5 mil thick) was metallized on both sides (top layer 120 A thick Ti/bottom layer 4.3μ thick Brite Cu), patterned, and etched. The top (die) side was patterned with an interconnect test pattern, and the upper side was patterned with via openings. After metal etching, die attach adhesive was applied. Die were then attached using adaptive die placement with alignment to the patterned metal via openings. The accuracy of the alignment is shown in FIG. 6. Adaptive dye placement can be done within a 25μ target with Zst=5.98 σ, which significantly improves on Zst=1.79 σ for non-adaptive methods shown in FIG. 7.
After placement, the die attach adhesive was cured. The vias were then opened using two methods, laser excimer ablation (248 nm KrFI excimer130 mJ, 300 reps), and reactive ion etching (36 sccm CF4/4 sccm O2, 155 mtorr, 500 W) through the openings in the already aligned metal via mask.
The vias opened using reactive ion etching were larger than the excimer ablated vias due to lateral etching that occurred with the RIE conditions used. A more anisotropic etch is possible, which among other benefits, helps to avoid sharp via corners.
It is understood that while a preferred embodiment of the invention uses downward-looking and upward-looking cameras 500 and 600 as shown and described in relation to a particular orientation of flex substrate 100 and die 108, an inverted embodiment, or an embodiment in some other orientation, while less preferred, is still within the scope of this disclosure and its associated claims. Thus, downward-looking camera 500 generalizes to a first camera 500 which is preferably oriented downward but which may have a different orientation in other embodiments, while upward-looking camera 600 generalizes to a second camera 600 which is preferably oriented upward but also which my have a different orientation in other embodiments.
While only certain preferred features of the invention have been illustrated and described, many modifications, changes and substitutions will occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4783695||Sep 26, 1986||Nov 8, 1988||General Electric Company||Multichip integrated circuit packaging configuration and method|
|US4835704||Dec 29, 1986||May 30, 1989||General Electric Company||Adaptive lithography system to provide high density interconnect|
|US4933042||Aug 30, 1988||Jun 12, 1990||General Electric Company||Method for packaging integrated circuit chips employing a polymer film overlay layer|
|US5527741 *||Oct 11, 1994||Jun 18, 1996||Martin Marietta Corporation||Fabrication and structures of circuit modules with flexible interconnect layers|
|US5870822 *||May 12, 1997||Feb 16, 1999||International Computers Limited||Flip chip attachment|
|US6242282 *||Oct 4, 1999||Jun 5, 2001||General Electric Company||Circuit chip package and fabrication method|
|US6271469 *||Nov 12, 1999||Aug 7, 2001||Intel Corporation||Direct build-up layer on an encapsulated die package|
|US6284564||Sep 20, 1999||Sep 4, 2001||Lockheed Martin Corp.||HDI chip attachment method for reduced processing|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6699737 *||Sep 13, 2002||Mar 2, 2004||Renesas Technology Corporation||Method of manufacturing a semiconductor device|
|US6855953 *||Dec 20, 2002||Feb 15, 2005||Itt Manufacturing Enterprises, Inc.||Electronic circuit assembly having high contrast fiducial|
|US6991966||Jan 28, 2003||Jan 31, 2006||Imbera Electronics Oy||Method for embedding a component in a base and forming a contact|
|US7170162 *||Nov 18, 2004||Jan 30, 2007||Via Technologies, Inc.||Chip embedded package structure|
|US7262083||Jan 12, 2004||Aug 28, 2007||Renesas Technology Corp.||Method of manufacturing a semiconductor device|
|US7263677 *||Dec 31, 2002||Aug 28, 2007||Cadence Design Systems, Inc.||Method and apparatus for creating efficient vias between metal layers in semiconductor designs and layouts|
|US7294529||Jan 28, 2003||Nov 13, 2007||Imbera Electronics Oy||Method for embedding a component in a base|
|US7470568||Jul 31, 2007||Dec 30, 2008||Renesas Technology Corporation||Method of manufacturing a semiconductor device|
|US7485562 *||Jan 3, 2005||Feb 3, 2009||Micron Technology, Inc.||Method of making multichip wafer level packages and computing systems incorporating same|
|US7615406||Jan 26, 2006||Nov 10, 2009||Panasonic Corporation||Electronic device package manufacturing method and electronic device package|
|US7663215||Mar 31, 2004||Feb 16, 2010||Imbera Electronics Oy||Electronic module with a conductive-pattern layer and a method of manufacturing same|
|US7673387||Aug 4, 2005||Mar 9, 2010||Imbera Electronics Oy||Manufacture of a layer including a component|
|US7696005||Sep 15, 2004||Apr 13, 2010||Imbera Electronics Oy||Method for manufacturing an electronic module in an installation base|
|US7732909||May 4, 2007||Jun 8, 2010||Imbera Electronics Oy||Method for embedding a component in a base|
|US7964974||Dec 2, 2008||Jun 21, 2011||General Electric Company||Electronic chip package with reduced contact pad pitch|
|US7989944||Jul 25, 2007||Aug 2, 2011||Imbera Electronics Oy||Method for embedding a component in a base|
|US8008781||Aug 30, 2011||General Electric Company||Apparatus and method for reducing pitch in an integrated circuit|
|US8034658||Oct 11, 2011||Imbera Electronics Oy||Electronic module with a conductive-pattern layer and a method of manufacturing same|
|US8062537||Nov 23, 2005||Nov 22, 2011||Imbera Electronics Oy||Method for manufacturing an electronics module|
|US8108991 *||Sep 4, 2008||Feb 7, 2012||Sony Chemical & Information Device Corporation||Method and device for connecting a wiring board|
|US8129219 *||Sep 28, 2007||Mar 6, 2012||Sanyo Electric Co., Ltd.||Semiconductor module, method for manufacturing the semiconductor module and portable device carrying the same|
|US8222723||Feb 3, 2010||Jul 17, 2012||Imbera Electronics Oy||Electric module having a conductive pattern layer|
|US8225499||Jun 16, 2006||Jul 24, 2012||Imbera Electronics Oy||Method for manufacturing a circuit board structure, and a circuit board structure|
|US8240032 *||Jun 13, 2005||Aug 14, 2012||Imbera Electronics Oy||Method for manufacturing an electronics module comprising a component electrically connected to a conductor-pattern layer|
|US8240033||Jun 15, 2006||Aug 14, 2012||Imbera Electronics Oy||Method for manufacturing a circuit board|
|US8368201||Feb 5, 2013||Imbera Electronics Oy||Method for embedding a component in a base|
|US8455994||Jul 23, 2010||Jun 4, 2013||Imbera Electronics Oy||Electronic module with feed through conductor between wiring patterns|
|US8487194||Feb 9, 2010||Jul 16, 2013||Imbera Electronics Oy||Circuit board including an embedded component|
|US8498131||Aug 9, 2011||Jul 30, 2013||General Electric Company||Interconnect structure|
|US8581109||Jun 15, 2006||Nov 12, 2013||Imbera Electronics Oy||Method for manufacturing a circuit board structure|
|US8704359||May 31, 2011||Apr 22, 2014||Ge Embedded Electronics Oy||Method for manufacturing an electronic module and an electronic module|
|US9010225 *||Dec 11, 2008||Apr 21, 2015||Tokyo Seimitsu Co., Ltd.||Dicing apparatus and dicing method|
|US9232658||Apr 2, 2010||Jan 5, 2016||Ge Embedded Electronics Oy||Method for manufacturing an electronic module|
|US9324647||Aug 10, 2015||Apr 26, 2016||Ge Embedded Electronics Oy||Circuit module and method of manufacturing the same|
|US20030068842 *||Sep 13, 2002||Apr 10, 2003||Hitachi, Ltd.||Method of manufacturing a semiconductor device|
|US20040119156 *||Dec 20, 2002||Jun 24, 2004||Wagner Stephen J.||Electronic circuit assembly having high contrast fiducial|
|US20040142512 *||Jan 12, 2004||Jul 22, 2004||Renesas Technology Corporation||Method of manufacturing a semiconductor device|
|US20050124148 *||Jan 28, 2003||Jun 9, 2005||Tuominen Risto||Method for embedding a component in a base and forming a contact|
|US20050224988 *||Jan 28, 2003||Oct 13, 2005||Imbera Electronics Oy||Method for embedding a component in a base|
|US20050253244 *||Nov 18, 2004||Nov 17, 2005||Wen-Yuan Chang||Chip embedded package structure|
|US20060278967 *||Mar 31, 2004||Dec 14, 2006||Tuominen Risto||Method for manufacturing an electronic module and an electronic module|
|US20070012965 *||Jul 15, 2005||Jan 18, 2007||General Electric Company||Photodetection system and module|
|US20070131349 *||Aug 10, 2004||Jun 14, 2007||Imbera Electronics Oy||Method for manufacturing an electronic module, and an electronic module|
|US20070166886 *||Sep 15, 2004||Jul 19, 2007||Antti Iihola||Method for manufacturing an electronic module|
|US20070206366 *||May 4, 2007||Sep 6, 2007||Tuominen Risto||Method for embedding a component in a base|
|US20080032453 *||Jul 31, 2007||Feb 7, 2008||Renesas Technology Corp.||Method of manufacturing a semiconductor device|
|US20080036093 *||Jul 25, 2007||Feb 14, 2008||Tuominen Risto||Method for embedding a component in a base|
|US20080079151 *||Sep 28, 2007||Apr 3, 2008||Sanyo Electric Co., Ltd.||Semiconductor module, method for manufacturing the semiconductor module and portable device carrying the same|
|US20080196930 *||Jun 15, 2006||Aug 21, 2008||Imbera Electronics Oy||Method for Manufacturing a Circuit Board Structure, and a Circuit Board Structure|
|US20080202801 *||Jun 15, 2006||Aug 28, 2008||Imbera Electronics Oy||Circuit Board Structure and Method for Manufacturing a Circuit Board Structure|
|US20080261338 *||Jun 13, 2005||Oct 23, 2008||Imbera Electronics Oy||Method For Manufacturing an Electronics Module Comprising a Component Electrically Connected to a Conductor-Pattern Layer|
|US20080277771 *||Jan 26, 2006||Nov 13, 2008||Matsushita Electric Industrial Co., Ltd.||Electronic Device Package Manufacturing Method and Electronic Device Package|
|US20080295326 *||Aug 4, 2005||Dec 4, 2008||Tuominen Risto||Manufacture of a Layer Including a Component|
|US20080313894 *||Jun 21, 2007||Dec 25, 2008||General Electric Company||Method for making an interconnect structure and low-temperature interconnect component recovery process|
|US20080314867 *||Apr 2, 2008||Dec 25, 2008||General Electric Company||Method of making demountable interconnect structure|
|US20080318027 *||Apr 2, 2008||Dec 25, 2008||General Electric Company||Demountable interconnect structure|
|US20080318054 *||Jun 21, 2007||Dec 25, 2008||General Electric Company||Low-temperature recoverable electronic component|
|US20080318055 *||Jun 21, 2007||Dec 25, 2008||General Electric Company||Recoverable electronic component|
|US20080318413 *||Jun 21, 2007||Dec 25, 2008||General Electric Company||Method for making an interconnect structure and interconnect component recovery process|
|US20090028491 *||Jul 26, 2007||Jan 29, 2009||General Electric Company||Interconnect structure|
|US20100062568 *||Nov 16, 2009||Mar 11, 2010||Tuominen Risto||Electronic module with a conductive-pattern layer and a method of manufacturing same|
|US20100188823 *||Apr 2, 2010||Jul 29, 2010||Antti Iihola||Method for Manufacturing an Electronic Module|
|US20100202115 *||Feb 9, 2010||Aug 12, 2010||Imbera Electronics Oy||Circuit board including an embedded component|
|US20100251541 *||Sep 4, 2008||Oct 7, 2010||Sony Chemical & Information Device Corporation||Wiring board receiving plate, and device and method for connection of wiring board using the same|
|US20100269650 *||Dec 11, 2008||Oct 28, 2010||Yoshitami Hojo||Dicing apparatus and dicing method|
|US20100308452 *||Dec 9, 2010||Imbera Electronics Oy||Electronic module with feed through conductor between wiring patterns|
|U.S. Classification||438/460, 257/E23.178, 438/106, 438/461|
|International Classification||H01L23/12, H01L23/538, H01L21/60, H05K3/00, H05K3/40|
|Cooperative Classification||H01L2924/12042, Y10T29/49131, H01L24/19, H01L23/5389, H01L2924/01039, H01L2924/01027, H01L2924/14, H01L2924/01029, H01L2223/54426, H01L2924/01004, H01L2924/01013, H01L2924/01005, H01L2224/18, H01L2924/01074, H01L2924/01078, H01L2924/01075, H01L2924/01082, H01L2924/1423, H01L2924/01033, H01L24/76, H01L2924/01006, H01L2924/01018, H01L2224/92144, H01L2924/01087, H01L24/82|
|European Classification||H01L24/82, H01L24/18, H01L24/76, H01L23/538V|
|Dec 22, 1999||AS||Assignment|
Owner name: GENERAL ELECTRIC COMPANY, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAIA, RICHARD JOSEPH;DUROCHER, KEVIN MATTHEW;ROSE, JAMESWILSON;AND OTHERS;REEL/FRAME:010471/0372
Effective date: 19991215
|Feb 10, 2006||FPAY||Fee payment|
Year of fee payment: 4
|May 5, 2010||FPAY||Fee payment|
Year of fee payment: 8
|May 5, 2014||FPAY||Fee payment|
Year of fee payment: 12