|Numéro de publication||US4390988 A|
|Type de publication||Octroi|
|Numéro de demande||US 06/283,264|
|Date de publication||28 juin 1983|
|Date de dépôt||14 juil. 1981|
|Date de priorité||14 juil. 1981|
|État de paiement des frais||Payé|
|Numéro de publication||06283264, 283264, US 4390988 A, US 4390988A, US-A-4390988, US4390988 A, US4390988A|
|Inventeurs||David W. Best, Jeffrey D. Russell|
|Cessionnaire d'origine||Rockwell International Corporation|
|Exporter la citation||BiBTeX, EndNote, RefMan|
|Citations de brevets (3), Référencé par (27), Classifications (13), Événements juridiques (4)|
|Liens externes: USPTO, Cession USPTO, Espacenet|
The present invention is generally related to electronics and more specifically related to signal multiplexing. Even more specifically, the circuit is related to CMOS technology which minimizes the number of circuit components and circuit power requirements.
While it is recognized that there are many types of multiplexers, the present inventive concept uses a minimum number of components to produce a signal multiplexing action. In the present invention, signals are input to the drain of a plurality of N channel FETs (field effect transistors), each of which are commonly connected at the source. Signals appearing at the source are inverted before being output. A P channel FET is used as a variable impedance between a power supply and the input of the inverter and is controlled by the logic level at the output of the inverter. When a given signal being multiplexed is at a logic one level, there is no current flow from the power supply since the power supply voltage is also at an essentially logic one level. When the signal being multiplexed is a logic zero, the P channel transistor is turned to an OFF condition to help reinforce the logic zero level input to the inverter thereby preventing current flow from the power supply. Additionally, with no signals input, the input to the inverter is a logic zero and the P channel transistor remains in an OFF condition to prevent wasteful current draw or static current flow when the circuit is not being utilized.
It is therefore an object of the present invention, to minimize circuit component numbers and power consumption in a signal multiplexer.
Other objects and advantages of the present invention may be ascertained from a reading of the specification and appended claims in conjunction with the drawings wherein:
FIG. 1 is a schematic diagram of a prior art embodiment of a multiplexer.
FIG. 2 is a detailed schematic diagram of one embodiment of the inventive concept.
FIG. 3 illustrates a modification of FIG. 2 which may be utilized for some applications.
In FIG. 1 an AND gate 10 receives inputs X1 and C1 and provides an output to a first input of an OR gate 12 having an output 14. A second AND gate 16 has inputs X2 and C2 and supplies a second input to OR gate 12. A third AND gate 18 has inputs XM and CM and provides a final input to OR gate 12. Between AND gates 16 and 18 are four dots indicating that there may be any number of additional AND gates.
In FIG. 2 three N channel FET CMOS transistors, transfer gates, or gating means generally designated as 25, 27, and 29 are illustrated each having a drain terminal connected to terminals which are marked respectively as 31, 33 and 35. The source terminal of each of these N channel transistors 25-29 are connected to a common port, input node, first terminal or junction point 37. A gate or control means of transistor 25 is connected to a signal source labeled C1 while a signal source C2 is connected to the gate of transistor 27 and source CM is connected to control FET 29. A dash line box 39 contains a P channel FET transistor, feedback means, gating means, or signal reinforcing means 41 having its source connected to a positive power supply potential 43 and its drain connected to junction 37. An inverter 45 is connected between junction point 37 and an apparatus output 47. Output 47 is connected to the gate of FET 41. Signals are output between terminal 47 and ground 49.
In FIG. 3 a P channel transistor 51 is shown connected between a power supply lead 53 and a junction point 55 which acts as an input to an inverter 57 connected to an output 59. Signals are provided between output 59 and a ground 61. Ground 61 is also connected to the gate of P channel transistor 51.
As is well known to those skilled in the art, a multiplexer is a multiple input, single output logic element, whose output assumes the state of one selected input. This output may or may not be inverted as compared to the selected input.
Referring to FIG. 1 the signal inputs are designated as X with a subscript from 1 through M and the output is designated as F. These inputs are selected by a control signal designated as C. These control signals are supplied to the AND gates 10 through 18 as inputs C1 through CM. Thus, the control inputs are employed to select which one of the signal inputs will be directed to the output. The control inputs are derived by some such means (such as a decoder) in a way that only one is active. With this restriction in force, then F=Xi if Ci is active.
In FIG. 2 a plurality of N channel FET CMOS transfer gates 25 through 29 are employed for input gating. If a control input such as C2 is a logic one or active high, the signal X2 is applied to junction point 37 of inverter 45. Thus, the logic value appearing at X2 also appears at junction point 37 and all the remaining FETs are in an OFF state. Thus, the inverter input is X2 and the output on lead 47 due to the inversion is X2.
If the signal X2 is a logic zero (nearly zero volts) and FET 27 is fully ON the inverter input follows to a logic zero. The output of the inverter is a logic one thereby maintaining FET 41 in an OFF condition. If the signal X2 is a logic one (nearly the same potential as power supply terminal 43) the inverter input rises to some value less than logic one due to the voltage drop in the N channel transistor 27. This voltage level is sufficient to begin turning ON the inverter 45 but insufficient to fully do so. The commencing change in potential at output 47, however, activates P channel transistor 41 toward an On condition to continue pulling up the potential at lead 37 so as to turn inverter 45 to a fully ON condition. Thus, the transistor 41 acts to reinforce the logic levels being supplied through the multiplexing network to the input of inverter 45. This reinforcing or feedback action results in a fully recovered high voltage level on the input node 37 of inverter 45 when any of the supplied or passed inputs such as X2 is high. In other words, the threshold drop normally found through the N channel transistor is recovered.
If the logic level of the signal X2 is now returned to logic zero, the N FET 27 conducts in an attempt to pull the input node 37 low. It is now "fighting" against the P channel FET 41 which is pulling the input node high. Thus, it is an important part of the teaching of this application that the N and P channel FETs must be properly sized so that the N FET transistors such as 27 have a lower ON resistance than the P FET transistors. It should be noted that for the same land area size on the CMOS chip, an N FET has typically half the ON resistance of a P FET transistor. In designing the present circuit, it was determined that it was desirable to have the N FET land area approximately twice the size of the P FET transistor 41 and thus the ON resistance of the N channel FET transistors are approximately 1/4 the ON resistance of the P channel FET transistor 41. With this type of sizing for resistance value, the input node 37 will begin to drop to less than half the supply voltage supplied by 43 which in turn begins to switch the inverter output towards this higher potential. This removes voltage from the gate of the P FET transistor 41 thereby lowering its conductivity. This reinforcing or feedback action continues the voltage drop at junction point 37 thereby resulting in the input node being allowed to go fully to logic zero level and the P FET 41 to be completely turned OFF as a result of the feedback action.
It should be noted that if one of the gating transistors such as 27 is turned to an ON condition and the signal input such as X2 is a logic zero, the P FET 41 is turned OFF thereby preventing current flow from supply 43 through the inverter 45 or transistor 27 to minimize current flow. On the other hand, if transistor 27 is ON and the input signal X2 applied at 33 is a logic one, the potential is very nearly that of the potential of 43 and therefore again there is no current flow to the signal source for X2. Finally, if none of the control transistors of the N channel type are in a controlled ON condition, the junction point 37 is of such a value that the P channel transistor 41 is in an OFF condition and there is no static current flow. Thus, a major feature of the present inventive concept is the minimal current flow whether the circuit is operating or not.
Another advantage of the present invention, is the small number of transistors required. For an N input multiplexer designed on the basis illustrated in the prior art FIG. 1, there are typically required approximately 4N transistors where N is the number of gates utilized in the multiplexer. The present invention, on the other hand, for an N input multiplexer, requires N+3 transistors wherein two of these transistors are in the inverter.
The modification to FIG. 2 as illustrated in FIG. 3 shows the gate of transistor 51 connected to ground 61 rather than being connected to the output of inverter 57. This is the only difference between FIG. 2 and FIG. 3. Such an arrangement allows the circuit to function properly, still minimizes the number of transistors but does waste power in the static mode. However, there may be some situations where it is desirable to have the gate of transistor 51 isolated from the output of the multiplexing circuit.
As will be apparent to those skilled in the art, the polarity of the gating and reinforcing transistors may be inverted along with the logic levels of the input and control signals if so desired and still fall within the scope of the inventive concept.
In summary, it is to be realized that the inventive concept utilizes a plurality of switching gates to pass one of a plurality of input logic level signals to a common port which common port is connected to a given logic level through further gating means. The further gating means reinforces the logic levels appearing at the common port to keep these logic levels within specific parameters.
It is to be realized that other modifications to the circuit illustrated may be made and still fall within the inventive concept. Therefore, we wish to be limited not by the specific circuitry illustrated but only by the scope of the appended claims, wherein we claim:
|Brevet cité||Date de dépôt||Date de publication||Déposant||Titre|
|US3654394 *||8 juil. 1969||4 avr. 1972||Gordon Eng Co||Field effect transistor switch, particularly for multiplexing|
|US3702943 *||5 nov. 1971||14 nov. 1972||Rca Corp||Field-effect transistor circuit for detecting changes in voltage level|
|US3902078 *||1 avr. 1974||26 août 1975||Crystal Ind Inc||Analog switch|
|Brevet citant||Date de dépôt||Date de publication||Déposant||Titre|
|US4551634 *||30 mars 1983||5 nov. 1985||Fujitsu Limited||Multiplexing input circuit|
|US4577124 *||15 juin 1984||18 mars 1986||Kabushiki Kaisha Toshiba||CMOS Logic circuit|
|US4763327 *||17 août 1987||9 août 1988||Unisys Corporation||Distributed digital signal process multiplexer|
|US4813041 *||28 sept. 1987||14 mars 1989||Agence Spatiale Europeenne||Very low power analog multiplexers|
|US4912339 *||5 déc. 1988||27 mars 1990||International Business Machines Corporation||Pass gate multiplexer|
|US5001367 *||14 avr. 1989||19 mars 1991||Thunderbird Technologies, Inc.||High speed complementary field effect transistor logic circuits|
|US5075566 *||14 déc. 1990||24 déc. 1991||International Business Machines Corporation||Bipolar emitter-coupled logic multiplexer|
|US5180934 *||28 mai 1991||19 janv. 1993||Thomson Consumer Electronics, Inc.||Self-enabling data-collision avoidance arrangement using a peak detector|
|US5247212 *||31 janv. 1991||21 sept. 1993||Thunderbird Technologies, Inc.||Complementary logic input parallel (clip) logic circuit family|
|US5307352 *||1 mars 1993||26 avr. 1994||Advanced Micro Devices, Inc.||Switch matrix multiplexers|
|US5789966 *||18 sept. 1996||4 août 1998||International Business Machines Corporation||Distributed multiplexer|
|US6292027 *||16 nov. 1999||18 sept. 2001||International Business Machines Corporation||Fast low-power logic gates and method for evaluating logic signals|
|US6522189 *||2 oct. 2000||18 févr. 2003||Broadcom Corporation||High-speed bank select multiplexer latch|
|US6630856||6 déc. 2002||7 oct. 2003||Broadcom Corporation||High-speed bank select multiplexer latch|
|US6674671||14 août 2002||6 janv. 2004||Broadcom Corp.||Circuit for lines with multiple drivers|
|US6859402||17 nov. 2003||22 févr. 2005||Broadcom Corporation||Circuit for lines with multiple drivers|
|US7489176||28 avr. 2006||10 févr. 2009||Rambus Inc.||Clock distribution circuit|
|US7627069||1 déc. 2009||Rambus Inc.||Digital transmit phase trimming|
|US7924963||12 avr. 2011||Rambus Inc.||Digital Transmit phase trimming|
|US7994838||10 févr. 2009||9 août 2011||Rambus Inc.||Clock distribution circuit|
|US8237484||7 août 2012||Rambus Inc.||Clock distribution circuit|
|US20040100829 *||17 nov. 2003||27 mai 2004||Campbell Brian J.||Circuit for lines with multiple drivers|
|US20060165205 *||27 janv. 2005||27 juil. 2006||Dally William J||Digital transmit phase trimming|
|US20090153215 *||10 févr. 2009||18 juin 2009||Kambiz Kaviani||Clock Distribution Circuit|
|US20100074385 *||1 déc. 2009||25 mars 2010||Dally William J||Digital Transmit Phase Trimming|
|EP0138126A2 *||28 sept. 1984||24 avr. 1985||Nec Corporation||Logic circuit with low power structure|
|WO1990013181A1||10 avr. 1990||1 nov. 1990||Thunderbird Technologies Inc.||High speed complementary field effect transistor logic circuits|
|Classification aux États-Unis||370/534, 327/411, 370/537, 326/121|
|Classification internationale||H03K19/0948, H03K19/00, H04J3/04|
|Classification coopérative||H03K19/0013, H03K19/0948, H04J3/047|
|Classification européenne||H04J3/04D, H03K19/00P4, H03K19/0948|
|14 juil. 1981||AS||Assignment|
Owner name: ROCKWELL INTERNATIONAL CORPORATION
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:BEST, DAVID W.;RUSSELL, JEFFREY D.;REEL/FRAME:003900/0976
Effective date: 19810708
Owner name: ROCKWELL INTERNATIONAL CORPORATION
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEST, DAVID W.;RUSSELL, JEFFREY D.;REEL/FRAME:003900/0976
Effective date: 19810708
|17 nov. 1986||FPAY||Fee payment|
Year of fee payment: 4
|26 déc. 1990||FPAY||Fee payment|
Year of fee payment: 8
|12 déc. 1994||FPAY||Fee payment|
Year of fee payment: 12