14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth differential sample-and-hold analog input amplifiers supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compen-sate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance.
The AD9640 has several functions that simplify the automatic gain control (AGC) function in the system receiver. The fast detect feature allows fast overrange detection by outputting four bits of input level information with very short latency.
In addition, the programmable threshold detector allows moni-toring of the incoming signal power using the four fast detect bits of the ADC with very low latency. If the input signal level exceeds the programmable threshold, the fine upper threshold indicator goes high. Because this threshold is set from the four MSBs, the user can quickly turn down the system gain to avoid an overrange condition.
The second AGC-related function is the signal monitor. This block allows the user to monitor the composite magnitude of the incoming signal, which aids in setting the gain to optimize the dynamic range of the overall system.
The ADC output data can be routed directly to the two external 14-bit output ports. These outputs can be set from 1.8 V to 3.3 V CMOS or 1.8 V LVDS.
Flexible power-down options allow significant power savings, when desired.
Programming for setup and control is accomplished using a 3-bit SPI-compatible serial interface.
The AD9640 is available in a 64-lead LFCSP and is specified over the industrial temperature range of −40°C to +85°C.
- Integrated dual 14-bit, 80/105/125/150 MSPS ADC.
- Fast overrange detect and signal monitor with serial output.
- Signal monitor block with dedicated serial output mode.
- Proprietary differential input that maintains excellent SNR performance for input frequencies up to 450 MHz.
- Operation from a single 1.8 V supply and a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
- A standard serial port interface that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock DCS, power-down, and voltage reference mode.
- Pin compatibility with the AD9627, AD9627-11, and the AD9600 for a simple migration from 14 bits to 12 bits, 11 bits, or 10 bits.
- Diversity radio systems
- Multimode digital receivers
GSM, EDGE, WCDMA, LTE,
CDMA2000, WiMAX, TD-SCDMA
- I/Q demodulation systems
- Smart antenna systems
- General-purpose software radios
- Broadband data applications
Virtual Eval - BETA
Virtual Eval是一款网络应用程序，可帮助设计人员评估ADC和DAC产品。 利用ADI公司服务器上的详细模型，Virtual Eval在几秒内可仿真关键部件的性能特征。 对工作条件（如输入音和外部抖动）以及器件特性（如增益或数字下变频）进行配置。 性能特征包括噪声、失真和分辨率、FFT、时序图、频率响应图等。
推荐 ADC Drivers
Data Converter Function Can Help Solve Cost and Size Design Challenges in 3G...
(Analog Dialogue, Vol. 41, October 2007)
Improve The Design Of Your Passive Wideband ADC Front-End Network
As converter technology improves, so does the demand to resolve very high intermediate frequencies (IFs) accurately...
Matching An ADC To A Transformer
by Rob Reeder, Analog Devices, Inc.
(Microwaves & RF, 7/2007)