|Publication number||US5209803 A|
|Application number||US 07/643,197|
|Publication date||11 May 1993|
|Filing date||18 Jan 1991|
|Priority date||30 Aug 1988|
|Publication number||07643197, 643197, US 5209803 A, US 5209803A, US-A-5209803, US5209803 A, US5209803A|
|Inventors||Gary B. Powell|
|Original Assignee||Matrix Integrated Systems, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Referenced by (18), Classifications (8), Legal Events (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a division of application Ser. No. 07/566,860 filed Aug. 10, 1990 which in turn a continuation of application Ser. No. 07/238,642 filed Aug. 30, 1988, now abandoned.
The present invention relates, in general, to reactors used in semiconductor processing and, more particularly, to parallel plate reactors and their method of use.
Typically, semiconductor devices are manufactured by using combinations of differing layers of conductive, insulating, and semiconducting materials. It is often necessary to form openings in an upper substrate layer so that contact can be made with an underlying substrate layer. To accomplish this, a mask is deposited on the substrate. The mask is patterned to cover selected regions while leaving other regions exposed. The wafer is then subjected to a corrosive type of environment which will etch the exposed portion of the substrate. However, the etch materials also tend to etch the masks. It has been an ongoing objective of the industry to develop etching methods and apparatus which will selectively etch substrates. In other words, methods that will etch the substrate at a rate faster than the mask.
By increasing the differences in etch rates between the substrate and mask, the etching can be faster and permit the use of thinner masks. This provides an economic saving to the manufacturer. One type of selective etching is described in U.S. Pat. No. 4,568,410 invented by Stephen C. Thornquist.
Etchers come in two basic types, dry and wet. Wet etchers use a liquid element in which the substrates are submerged in order to etch the substrate. This type of etching is very traumatic and can cause damage to the substrates. Dry etchers use gas which forms a plasma to etch the substrate. Dry etching techniques are often referred to as reactive ion etching or plasma etching. In the prior art types of dry etchers, a plasma is formed by injecting a gas into an area between two electrodes. The reaction of the gas to the RF field produces a plasma which generates ions. The ions then collide with the substrates causing portions of the surface of the substrate to etch, or chip, off.
There are three basic types of reactors that use dry type etching to perform the etching function: barrel reactors, downstream reactors, and parallel plate reactors. The barrel and parallel plate type of reactors etch by generating a plasma envelope (or sheath). The ions generated in this plasma then bombard the substrate which is at a different, generally lower, potential than the electrodes. A disadvantage of these types of etchers is that the substrate is subjected to a much more intense ion bombardment because of the difference in potential between the plasma and the substrate. This makes it much more difficult to vary the etch rate between mask and substrate.
In the downstream reactors, the plasma is generated remotely from the substrate and then by normal diffusion reaches the substrate. A major historical disadvantage of these types of reactors is that they have been made of quartz which is more expensive and more subject to damage than the metal and ceramic type of reactors. Quartz is consumed, or etched away, in a fluorine based etch. This not only damages the chamber but can also leave residue on the substrate.
Accordingly, it is an object of the present invention to provide an improved apparatus and method that will overcome the above noted deficiencies.
A further object of the present invention is to provide a parallel plate reactor and method that improves the selectivity of etch ratios.
Another object of the present invention is to provide a parallel plate reactor which provides the advantages of wet etching in a dry etch environment.
Still another object of the present invention is to provide a parallel plate reactor and method that improves the etch rate.
Yet another object of the present invention is to provide a parallel plate reactor and method that requires a lower ratio of mask to substrate thickness.
Another object of the present invention is to provide a parallel plate reactor and method which improves the selective etching of a fluorine gas sources.
Still another object of the present invention is to provide a parallel plate reactor and method which will selectively etch low pressure chemical vapor deposition (LPCVD) nitride (Si3 N4).
Yet another object of the present invention is to provide a parallel plate reactor and method which will etch phosphorous or boron doped oxide, isotropically.
A particular, preferred embodiment of the present invention consists of a parallel plate plasma reactor having a grounded grid disposed between an RF powered electrode and a grounded electrode upon which a substrate is disposed. The above apparatus is utilized in one particular gas composition of 30-100% NF3 (nitrogen fluoride) at 25 SCCM (standard cubic centimeter per minute) and 0-70% He (helium) at 75 SCCM to etch a layer of PECVD (plasma enhanced chemical vapor deposition) Si3 N4 (silicon nitride). The etching takes place at 200 mtorr to 5 torr pressure and 50-400 watts RF power.
FIG. 1 is a simplified cross sectional view of a prior art barrel reactor;
FIG. 2 is a simplified cross sectional view of a prior art downstream reactor;
FIG. 3 is a simplified cross sectional view of a prior art parallel plate reactor;
FIG. 4 is a simplified cross sectional view of a second prior art parallel plate reactor; and
FIG. 5 is a cross sectional view of a parallel plate reactor embodying the present invention.
Referring to FIG. 1, a simplified cross sectional view of a prior art barrel reactor, generally designated 10, is illustrated. Barrel reactor 10 consists of a quartz cylinder 11 having a cage 12 and an electrode 13. Electrode 13 is coupled to a power supply 14 which provides a 13.56 MHz signal. Cage 12 and electrode 13 are spaced apart by a pair of insulator legs 15. A substrate 16 is disposed within an area 17 defined by cage 12.
When operating, cage 12 assumes an electrical charge that reduces the ion flux experienced by substrate 16. A plasma envelope, whose perimeter is represented by dotted line 18, is generated within cylinder 11.
Because of the difference in potential between the plasma and substrate 16, and between cage 12 and substrate 16, ions bombard substrate 16 atomically chipping away at the surface. A drawback of barrel reactor 10 is that it is more difficult to selectively etch the substrate layer and mask where this type of chipping occurs.
In FIG. 2, a simplified cross sectional view of a downstream type of reactor, generally designated 20, is shown. Reactor 20 consists essentially of a power supply 21 and a chamber, generally quartz, 22 coupled together by a pipe 23, also generally made of quartz. In etcher 20, a substrate 24 is disposed on an insulator pedestal 25.
In operation, etcher 20 generates a plasma envelope 26 in pipe 23. The ions and neutrals generated diffuse along pipe 23 to chamber 22 where they etch substrate 24. While plasma source 26 is removed from substrate 24, there is no guarantee that plasma 26 and it's electrical potential are electrically confined near power source 21.
A third type of reactor is a parallel plate reactor. A simplified cross sectional view of a prior art parallel plate reactor, generally designated 30, is shown in FIG. 3. Reactor 30 consists essentially of an upper electrode 31 and a lower electrode 32 having a substrate 33 disposed therebetween. Upper electrode 31 is coupled to a housing 34 to form a chamber 38. An insulator 35 is mounted on the base of housing 34. On insulator 35 is mounted lower electrode 32. Substrate 33 then rests on lower electrode 32.
In operation, lower electrode 32 is coupled to a power supply 36 and upper electrode 31 is coupled to ground. A plasma envelope, designated by dotted line 37, is generated that engulfs substrate 33. The difference in potentials between the plasma and substrate 33 causes substrate 33 to be subjected to high energy bombardment by the ions. This atomic chipping action provides less selectivity in etching than is provided by chemical etching.
Another prior art parallel plate reactor is illustrated in FIG. 4. This second reactor has been designated as 30' with items similar to reactor 30 of FIG. 3 being designated in the same manner with the addition of a prime ('). A grid 39 has been disposed in chamber 38' of reactor 30'. Grid 39 is grounded while upper and lower electrodes, 31' and 32' respectively, are powered. This places substrate 33' in a situation where it still has an electrical potential different from that of electrodes 31' and 32'. Having a different potential results in the atomic chipping type of etch which is less selective.
Referring now to FIG. 5, a cross sectional view of a parallel plate reactor, generally designated 40, embodying the present invention is illustrated. Reactor 40 consists primarily of an upper electrode portion 41, an upper RF chamber 42, a lower chamber 43, a lower electrode 44, and a grid 45. As illustrated in FIG. 4, a plasma envelope 46 is generated between grid 45 and electrode 41.
Electrode 41 consists of a cap 47 having a gas opening 48 therein. Cap 48 is mounted on a lid 49. Lid 49 also contains a gas opening 50 which coincides with opening 48 of cap 47. As is known in the art, lid 49 can contain vias for the circulation of water. The circulating water is used to cool reactor 40. Cap 47 acts as a cover for the water vias.
Lid 50 is disposed on a bottom disc 51 to form a gas mixing chamber 52 therebetween. An O'ring is disposed in an opening 53 formed between lid 49 and disc 51. Disc 51 contains a plurality of openings 54 through which the reactant gases pass once mixed. The reactant gases pass through openings 54 into upper RF chamber 42 where plasma 46 is formed. The walls of chamber 42 are provided by an insulator 55. Insulator 55 is preferably made of aluminum oxide (Al2 O3). An opening 56 is formed between disc 51 and insulator 55 in which a second O'ring is disposed.
Defining the bottom of chamber 42 is grid 45. Grid 45 is an electrically conductive perforated aluminum sheet type of grid, but may be made of many differing shapes. Grid 45 is coupled to the inner surface of body 57. Disposed about grid 45 and defining the circumference of lower chamber 43 is a chamber body 57. At the interface between chamber body 57 and insulator 55 is an O'ring opening 58.
Chamber body 57 is mounted on a base plate 59. At the interface between chamber body 57 and base plate 59 is an O'ring opening 60. Mounted on base plate 59, inside lower chamber 43, is an insulator 61. Insulator 61 is comprised of Aluminum Oxide (Al2 O3). It should be noted here that since grid 45 and lower electrode 44 are at the same potential, insulator 61 is optional. Mounted on insulator 61 is lower electrode 44. Also mounted on insulator 61, disposed about the circumference of lower electrode 44, is a vacuum baffle 62. Vacuum baffle 62 forms an exhaust chamber 63 through which the gases in chamber 43 are removed.
A substrate 64, such as a semiconductor wafer, is disposed on the surface of lower electrode 44 such that a surface of substrate 64 is facing lower chamber 43.
In operation, reactant gases flow through openings 48 and 50 into chamber 52 where they are mixed. Typical gasses utilized consist of a fluorine (F) source gas such as NF3, CF4, or SF6. The gases are then mixed in chamber 52 and passed through openings 54 into upper RF chamber 42. While in chamber 42, the gases are disposed between upper electrode 41, which is coupled to an RF power supply 65, and grid 45, which is grounded. This excites the gases forming plasma envelope 46. Ions formed by the plasma then migrate through grid 45 into chamber 43.
A key to the present invention is that grid 45 and lower electrode 44 are at the same potential, grounded in this embodiment. In the prior art, grid 45 and lower electrode 44 are at different potentials. The prior art utilizes this to attract the ions toward substrate 64 which causes an atomic chipping type etching when the ions impact the substrate. In the present invention, by having the lower electrode and the grid at the same potentials, the acceleration of the ions toward the substrate is removed. The present invention provides more of a chemical reaction type of etching. This chemical type of etching results in a much more selective etch between the mask and substrate layer.
Tests were run to demonstrate the enhanced selectivity of the present process. One test consisted of the etching of silicon nitride (Si3 N4) deposited on a substrate using plasma enhanced chemical vapor deposition (PECVD). The process conditions were:
______________________________________Pressure: 600 mtorrPower: 175 watts RF (13.56 mHz)Gases: NF3 at 75 Sccm's He at 75 Sccm's______________________________________
The resulting etch rates (in Angstroms/minute) are listed below:
______________________________________MATERIAL WITHOUT GRID WITH GRID______________________________________Etch Rates:PECVD (Si3 N4) >9000 A/min >9000 A/minPhotoresist >1000 A/min <1000 A/minSelectivity:PECVD:Photoresist 9:1 >9:1______________________________________
In the above process, it was found that: the power can be varied from 50 to 400 watts; the pressure can range between 200 millitorr and 5 torr; and the percentage of NF3 in He ranged from 30% to 100%.
In a second test, an etch was performed on low pressure chemical vapor deposition (LPCVD) silicon nitride under the following conditions:
______________________________________Pressure: 500 mtorrPower: 50 watts RF (13.56 mHz)Gases: NF3 at 25 Sccm's O2 at 50 Sccm'sChuck Temp: 60° C.______________________________________
Since this process has not been performed in a standard parallel plate etcher, only the results for a parallel plate etcher with grid grounded to the lower electrode are given. The results were:
______________________________________MATERIAL WITH GRID______________________________________Etch Rates:LPCVD (Si3 N4) >1500 A/minPhotoresist 200 A/minThermal Oxide 150 A/minSelectivity:LPCVD:Photoresist >7.5:1LPCVD:Oxide 10.0:1______________________________________
In this process: the power can vary between 50 to 150 watts; the pressure can vary between 200 millitorr and 5 torr; and the gas mixes range from 20-80% of NF3 in O2.
A third process tested was that of etching isotropic, phosphorous and boron doped, oxide under the following conditions:
______________________________________Pressure: 1.5 torrPower: 300 watts RF (13.56 mHz)Gases: NF3 at 50 Sccm's He at 50 Sccm's______________________________________
Again, it is not possible to perform this process in a standard parallel plate reactor. Therefore, only the results are provided for a reactor of the type of the present invention. The results were:
______________________________________MATERIAL WITH GRID______________________________________Etch Rates:Oxide >2500 A/minPhotoresist 250 A/minSelectivity:Oxide:Photoresist >10:1______________________________________
In this process, the applicable process ranges are the same as the first process.
Thus, following a review of this specification, it will be apparent to one skilled in the art that there has been provided in accordance with the invention, a device and method that fully satisfies the objects, aims, and advantages set forth above.
While the invention has been described in conjunction with specific embodiments thereof, it will be evident that many alterations modifications and variations will be apparent to those skilled in the art in light of the forgoing description. Accordingly, it is intended to embrace all such alterations, modifications, and variations in the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4680086 *||20 Mar 1986||14 Jul 1987||Motorola, Inc.||Dry etching of multi-layer structures|
|US4792378 *||15 Dec 1987||20 Dec 1988||Texas Instruments Incorporated||Gas dispersion disk for use in plasma enhanced chemical vapor deposition reactor|
|US4971653 *||14 Mar 1990||20 Nov 1990||Matrix Integrated Systems||Temperature controlled chuck for elevated temperature etch processing|
|US5015331 *||10 Aug 1990||14 May 1991||Matrix Integrated Systems||Method of plasma etching with parallel plate reactor having a grid|
|JPS5586119A *||Title not available|
|JPS5676242A *||Title not available|
|JPS6060726A *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5405808 *||26 Oct 1993||11 Apr 1995||Lsi Logic Corporation||Fluid-filled and gas-filled semiconductor packages|
|US5413670 *||8 Jul 1993||9 May 1995||Air Products And Chemicals, Inc.||Method for plasma etching or cleaning with diluted NF3|
|US6067999 *||23 Apr 1998||30 May 2000||International Business Machines Corporation||Method for deposition tool cleaning|
|US6156151 *||17 Jul 1997||5 Dec 2000||Tokyo Electron Limited||Plasma processing apparatus|
|US6207006 *||16 Sep 1998||27 Mar 2001||Tokyo Electron Limited||Vacuum processing apparatus|
|US6395099||8 Feb 1999||28 May 2002||Micron Technology||Method of processing selected surfaces in a semiconductor process chamber based on a temperature differential between surfaces|
|US6468386 *||3 Mar 2000||22 Oct 2002||Trikon Holdings Ltd.||Gas delivery system|
|US6500768 *||30 Oct 2000||31 Dec 2002||Advance Micro Devices, Inc.||Method for selective removal of ONO layer|
|US6544842||1 May 1999||8 Apr 2003||Micron Technology, Inc.||Method of forming hemisphere grained silicon on a template on a semiconductor work object|
|US6828193||18 Jun 2002||7 Dec 2004||Micron Technology, Inc.||Methods of forming hemispherical grained silicon on a template on a semiconductor work object|
|US6835617||7 Feb 2003||28 Dec 2004||Micron Technology, Inc.||Methods of forming hemispherical grained silicon on a template on a semiconductor work object|
|US7022570||17 Sep 2004||4 Apr 2006||Micron Technology, Inc.||Methods of forming hemispherical grained silicon on a template on a semiconductor work object|
|US7657143 *||6 Oct 2006||2 Feb 2010||Novatronix Corporation||Method for improving refractive index control in PECVD deposited a-SiNy films|
|US20040250771 *||17 Oct 2002||16 Dec 2004||Shigenori Ozaki||Microwave plasma substrate processing device|
|US20050032326 *||17 Sep 2004||10 Feb 2005||Guoqing Chen||Methods of forming hemispherical grained silicon on a template on a semiconductor work object|
|US20050051082 *||17 Sep 2004||10 Mar 2005||Micron Technology, Inc.||Methods of forming hemisperical grained silicon on a template on a semiconductor work object|
|US20070051471 *||4 Oct 2002||8 Mar 2007||Applied Materials, Inc.||Methods and apparatus for stripping|
|US20070144215 *||6 Oct 2006||28 Jun 2007||Boris Kharas||Method for improving refractive index control in PECVD deposited a-SiNy films|
|U.S. Classification||156/345.47, 216/63, 204/298.34, 118/723.00R, 257/E21.252|
|12 Aug 1994||AS||Assignment|
Owner name: SILICON VALLEY BANK, CALIFORNIA
Free format text: SECURITY INTEREST;ASSIGNOR:MATRIX INTEGRATED SYSTEMS, INC.;REEL/FRAME:007095/0532
Effective date: 19931001
|19 Aug 1996||FPAY||Fee payment|
Year of fee payment: 4
|11 Jun 1999||AS||Assignment|
Owner name: SILICON VALLEY BANK COMMERICAL FINANCE DIVISON, CA
Free format text: SECURITY INTEREST;ASSIGNOR:MATRIX INTEGRATED SYSTEMS, INC;REEL/FRAME:010007/0974
Effective date: 19970415
|22 Nov 2000||SULP||Surcharge for late payment|
Year of fee payment: 7
|22 Nov 2000||FPAY||Fee payment|
Year of fee payment: 8
|15 Aug 2003||AS||Assignment|
Owner name: MATRIX INTEGRATED SYSTEMS, INC., CALIFORNIA
Free format text: RELEASE;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:014373/0686
Effective date: 20030804
|13 Jan 2004||AS||Assignment|
Owner name: EXCELIS TECHNOLOGIES, INC., MASSACHUSETTS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATRIX INTEGRATED SYSTEMS, INC.;REEL/FRAME:014885/0260
Effective date: 20031130
|14 Oct 2004||FPAY||Fee payment|
Year of fee payment: 12
|9 May 2008||AS||Assignment|
Owner name: SILICON VALLEY BANK, CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:AXCELIS TECHNOLOGIES, INC.;REEL/FRAME:020986/0143
Effective date: 20080423
Owner name: SILICON VALLEY BANK,CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:AXCELIS TECHNOLOGIES, INC.;REEL/FRAME:020986/0143
Effective date: 20080423