|Publication number||US4731843 A|
|Application number||US 06/814,677|
|Publication date||Mar 15, 1988|
|Filing date||Dec 30, 1985|
|Priority date||Dec 30, 1985|
|Publication number||06814677, 814677, US 4731843 A, US 4731843A, US-A-4731843, US4731843 A, US4731843A|
|Inventors||Kurt E. Holmquist|
|Original Assignee||Paradyne Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Non-Patent Citations (6), Referenced by (55), Classifications (7), Legal Events (10)|
|External Links: USPTO, USPTO Assignment, Espacenet|
a. Field of Invention
This invention pertains to a method for increasing the speed of a device used for encrypting and decrypting data using the DATA ENCRYPTION STANDARD (DES) in the cipher feedback mode. b. Description of the Prior Art
The Data Encryption Standard is promulgated by the National Burear of Standards as defined in FIPS publication PUB46, dated Jan. 15, 1977. All the approved modes of operation of the DES are based on a basic electronic code book (ECB) algorithm with a block cipher (64 bits in, 64 bits out) consisting of sixteen iterations of a kernel enciphering function which is fairly complex in itself. The highest performance hardware implementation of the algorithm currently available requires at least one clock cycle per iteration and ten additional clock cycles for input and output of each block. This limits the maximum bit rate using 1-bit cipher feedback to approximately 112 KBPS using this device. The conventional techniques used to increase processing speed, namely pipelining or parallel processing cannot be used with the standard cipher feedback mode. Pipelining cannot be used since the results of one iteration of the encryption process must be available before the next iteration can begin. Straightforward parallel processing cannot be used since the data input and output are in the form of a serial bit stream and the results of encryption of one group of k bits are needed before encryption of the next group can begin.
A principal objective of the present invention is to provide a high speed encryption method and device using DES, and thereby providing data security.
A further objective is to provide a high speed encryption method and device by making use of existing DES hardware.
Another objective is to provide a high speed DES device and method which may be operated in a cipher feedback mode with 1 to 64 feedback bits.
Yet another objective is to provide a high speed encryption method and device in which each cipher text bit is dependent on previous cipher bits for increased security.
A further objective is to provide a high speed encryption method and device with self-synchronizing capability.
Other objectives and advantages of the invention shall become apparent from the following description of the invention.
The above mentioned objectives are achieved by using multiple DES devices with the same encryption algorithm operating simultaneously on a serial bit stream. The overall processing throughput of the device is approximately multiplied by the number of devices used.
The invention consists of a modification to the cipher feedback mode of operation of the DES. In this mode, the length of the input block to the basic DES ECB algorithm is 64 bits. Cipher feedback mode requires that, for a feedback path width of k bits, the ECB algorithm must be performed once for every k bits encrypted. The maximum encryption/-decryption speed is therefore limited by the minimum time to execute the basic ECB algorithm. The modification proposed here adds n-1 DES ECB processing devices, using the same encryption key, and extends the DES input block by k(n-1) bits for a total length of k(n-1)+64 bit. Encryption (or decryption) of plaintext (or ciphertext) bits i through i+nk-1 takes place simultaneously. Since almost all of the time to perform cipher feedback encryption is used in the ECB algorithm, this system increases the maximum possible execution speed by a factor approaching n. The only processing time not reduced by a factor of n is the time for the additional hardware required to do the shift of ciphertext, plaintext, and input blocks by nk bits instead of just k bits. Since the time to accomplish this is insignificant when compared to the other processing steps, the gain in throughput is very close to n.
The cipher feedback mode using k=1 is very important since this is the only approved mode of operation of the DES which is self-synchronizing when used to encrypt serially transmitted data and which is therefore suitable for protocol-transparent encryption. When the modification described here is used in the 1-bit cipher feedback mode, the self-synchronizing property is retained. All n DES devices use the same key. The number of bits between the ciphertext of a given bit and previously transmitted ciphertext used as the DES input block to encrypt/decrypt that bit is constant. Therefore decryption of a bit of ciphertext can take place in any of the n processing blocks so that it is not necessary to maintain any multiple-bit alignments between the encryptor and decryptor.
FIG. 1 shows the Data Encryption Standard in a schematic form;
FIG. 2 shows a general example of a data encryptor for generating cipher text in accordance with this invention;
FIG. 3 shows a general example, similar to FIG. 2, of a data decryptor for generating plaintext from the ciphertext produced by the encryptor of FIG. 2; and
FIG. 4 shows the specific example of the data encryptor of this invention of the case where n=4 and k=1, for generating cipher text in accordance with this invention.
As shown in FIG. 1 in a typical encryptor 10, a block of k bits of plaintext is fed to an exclusive-or gate 14, which generates a block of k cipher text bits 16. The bits from block 16 are fed to an input register 18 which holds the input block. This input block is generated by shifting the contents of register 18 left by k-bits so that the k positions on the right of the register are used to hold the bits from block 16. The input block from register 18 is fed to a DES Encryption circuit 20. This circuit operates in ECB (encryption) mode and performs a preselected algorithm to generate after a time period T an output block in an output register 22. The left k bits from register 22 are used as a second input to gate 14, and the remaining bits of the output block are discarded.
At the decryptor 24, k cipher text bits from encryptor 10 are fed to a cipher text register 26. From this register, the bits are fed to an exclusive-or gate 28 and to the right-most k positions of an input register 30. The input block from register 30 is fed to a DES encryption circuit 32 operated in ECB (encryption) mode, which generates an output block in output register 34. The left k bits from register 34 are also fed to gate 28, and the output of the gate is fed to a plain text register 36. Circuits 20 and 32 initially receive an identical initializing vector and identical key vectors. The encryptor scheme of FIG. 1 encrypts k bits of data at a time.
The encryptor of FIG. 2 constructed in accordance with this invention handles nk bits of data at a time where k is the number of feedback bits used in the DES and n is the number of DES sections. An encryptor having n DES sections shall now be described. Plain text bits are first fed into plain text register 40. This register is a serial-in, parallel out register. The n blocks of k bits of plain text register are fed to respective groups of k exclusive-or gates 50. The outputs of these gates are fed in parallel to cipher text registers 60. The output of this cipher text register is fed serially out to the decryptor described below, and to an input register 70 which is 64+k(n-1) bits long.
The n encryptor circuits 80 operate in ECB (encrypt) mode and simultaneously process the n respective overlapping input blocks of 64 bits each and after a period of time, T, generate n corresponding output blocks. The leftmost k bits of the n output blocks are used as second inputs to their respective exclusive -or gates 50.
Thus, while the encryptor of FIG. 1 generate only k bits of encrypted data over a period of time T, the encryptor of FIG. 2 generated nk encrypted data bits over essentially the same period of time. (As previously mentioned, the time to load the nk bits of plain text bits into the input register 40, is negligible when compared to T).
The decryptor of FIG. 3 comprises a cipher text register 90, which receives serially encrypted data from the encryptor of FIG. 2. The data from the cipher text register is fed to n corresponding groups of k exclusive-or gates 100 and to an input register 120. The output of the gates are fed respectively to plain text register 110. The plain text bit stream is output serially from this plain text register.
Input register 120 holds k(n-1)+64 bits which are fed in n parallel blocks of 64 bits each to the n DES encryptor circuits 130, which are being operated in the ECB (encryption) mode. After time period T, the circuits 130 generate n output blocks, k bits of which are each fed to exclusive-or gates 100 as shown.
The operation of the encryptor and decryptor is recapitulated briefly below.
The DES input block which contains previously transmitted ciphertext is k(n-1)+64 bits long. It is broken up into n overlapping blocks of 64 bits each with the block for DES device j starting k bits after the block for device j-1 starts. The plaintext block consists of n segments of k bits each. All n DES input blocks are input into the n DES devices at the same time. After the DES ECB algorithm has been performed, the k most significant bits of each DES output block are added modulo 2 to the k bits of each corresponding block of plain text to produce n k-bit blocks of cipher text. These nk bits of cipher text are transmitted and are shifted into the DES input block from the left. The next nk bits of plain text are shifted in from the left into the input register and the process starts over again.
Decryption of the ciphertext produced by this method is very similar, the main difference being that the incoming ciphertext is added modulo-2 to the DES output data to produce plain text.
The self-synchronizing capability with k=1 is evident if it is noted that there will be n-1 bits of cipher text between any cipher text bit and the 64-bit block of cipher text used as the DES input block to generate this cipher text bit regardless of which of the n DES devices do the encryption for this bit. If a total of p bits are lost from the cipher text data stream during transmission, decryption of bit i which was encrypted by device j will now be done by device j-(p mod n). Likewise if p bits are added to the cipher text stream, decryption will be done by device j+(p mod n). In either case, after the section of cipher text which borders the added or deleted data has been remove from the decryptor by shifting, the cipher text block which is n-1 bits ahead of bit i (bits i-n through i-n-63) is the same block used as the DES input to generate the ciphertext. Therefore decryption will be done correctly and the original plaintext will be recovered.
For a better understanding of the invention, an encryptor with k=1 and wing four DES sections (n=4) shall now be described. As shown in FIG. 4, such an encryptor comprises a 4-bit serial-in/parallel-out input shift register 40 in which plain text is fed four bits (Pi, Pi+1, Pi+2, Pi+3) at a time. For a single bit (k=1) cipher feedback mode, each bit from this register is fed to a corresponding XOR gate 50, 51,52,53. The outputs of these gates are feed to a parallel-in/serial-out 4-bit output shift register 60. Thus register 60 contains four cipher text bits (Ci, Ci+1, Ci+2, Ci+3). These bits which comprise the output of the encryptor, are also fed back serially to a 67-bit serial-in/parallel-out feedback register 70. The contents of register 70 are partitioned into four 64-bit blocks. Thus if register 70 contains bits Ci-1 . . . Ci-67, four output blocks are generated containing bits Ci-4 . . . Ci-67, Ci-3 . . . Ci-66, Ci-2 . . . Ci-65 and Ci-1 . . . Ci-64 respectively. These four blocks are fed to four DES/ECB encryptors 80, 81, 82, 83 respectively. After a period of time T each DES/ECB encryptor generates a bit which is fed to a second input of XOR gates 50,51,52 and 53, thereby completing the encryption. Thus the device of FIG. 4 encrypts four plain text bits at a time.
Obviously numerous modifications may be done without departing from the scope of the invention as described in the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4074066 *||Apr 26, 1976||Feb 14, 1978||International Business Machines Corporation||Message verification and transmission error detection by block chaining|
|US4078152 *||Apr 26, 1976||Mar 7, 1978||International Business Machines Corporation||Block-cipher cryptographic system with chaining|
|US4159468 *||Nov 17, 1977||Jun 26, 1979||Burroughs Corporation||Communications line authentication device|
|US4211891 *||Feb 16, 1978||Jul 8, 1980||Licentia Patent-Verwaltungs-G.M.B.H.||Method for setting code text generators in ciphering devices|
|US4274085 *||Jun 28, 1979||Jun 16, 1981||Motorola, Inc.||Flexible mode DES system|
|US4322577 *||Aug 21, 1979||Mar 30, 1982||Braendstroem Hugo||Cryptosystem|
|US4447672 *||Oct 2, 1981||May 8, 1984||Nippon Electric Co., Ltd.||Device for encrypting each input data bit by at least one keying bit decided by a code pattern and a bit pattern of a predetermined number of preceding encrypted bits|
|US4520232 *||Apr 30, 1982||May 28, 1985||Wilson William J||Polygraphic encryption-decryption system|
|1||"Computer Encryption and the National Security Agency Connection", Science, vol. 197, pp. 438-440.|
|2||"Security for Computer Networks" by Davies et al., copyright 1984.|
|3||*||Computer Encryption and the National Security Agency Connection , Science, vol. 197, pp. 438 440.|
|4||FIPS PUB #81 "DES Modes of Operation" 12/2/80.|
|5||*||FIPS PUB 81 DES Modes of Operation 12/2/80.|
|6||*||Security for Computer Networks by Davies et al., copyright 1984.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4802217 *||Nov 23, 1987||Jan 31, 1989||Siemens Corporate Research & Support, Inc.||Method and apparatus for securing access to a computer facility|
|US4850019 *||Nov 3, 1986||Jul 18, 1989||Nippon Telegraph And Telephone Corporation||Data randomization equipment|
|US5003596 *||Aug 17, 1989||Mar 26, 1991||Cryptech, Inc.||Method of cryptographically transforming electronic digital data from one form to another|
|US5159634 *||Sep 13, 1991||Oct 27, 1992||At&T Bell Laboratories||Cryptosystem for cellular telephony|
|US5381480 *||Sep 20, 1993||Jan 10, 1995||International Business Machines Corporation||System for translating encrypted data|
|US5623548 *||Jan 10, 1995||Apr 22, 1997||Fujitsu Limited||Transformation pattern generating device and encryption function device|
|US5796836 *||Aug 29, 1995||Aug 18, 1998||Secure Computing Corporation||Scalable key agile cryptography|
|US5835599 *||Apr 15, 1996||Nov 10, 1998||Vlsi Technology, Inc.||Muti-cycle non-parallel data encryption engine|
|US5838796 *||Jul 7, 1997||Nov 17, 1998||Teledyne Industries, Inc.||Statistically optimized bit permutations in interated block substitution systems|
|US6215876||Dec 31, 1997||Apr 10, 2001||Transcrypt International, Inc.||Apparatus for and method of detecting initialization vector errors and maintaining cryptographic synchronization without substantial increase in overhead|
|US6249582||Dec 31, 1997||Jun 19, 2001||Transcrypt International, Inc.||Apparatus for and method of overhead reduction in a block cipher|
|US6324286||Oct 5, 1998||Nov 27, 2001||Industrial Technology Research Institute||DES cipher processor for full duplex interleaving encryption/decryption service|
|US6408074 *||Oct 22, 1998||Jun 18, 2002||Lucent Technologies Inc.||Hardware architecture for a configurable cipher device|
|US6460137 *||Mar 19, 1996||Oct 1, 2002||Fujitsu Limited||Encryption processing system|
|US6731754 *||Aug 27, 1999||May 4, 2004||Netcomsec Co., Ltd.||Apparatus and method for maintaining and transmitting secret contents of a signal|
|US6870929 *||Dec 22, 1999||Mar 22, 2005||Juniper Networks, Inc.||High throughput system for encryption and other data operations|
|US6904527||Mar 14, 2000||Jun 7, 2005||Xilinx, Inc.||Intellectual property protection in a programmable logic device|
|US7103180 *||Oct 25, 2001||Sep 5, 2006||Hewlett-Packard Development Company, L.P.||Method of implementing the data encryption standard with reduced computation|
|US7110539 *||Mar 22, 1999||Sep 19, 2006||Kent Ridge Digital Labs||Method and apparatus for encrypting and decrypting data|
|US7526085||Jul 13, 2004||Apr 28, 2009||Advanced Micro Devices, Inc.||Throughput and latency of inbound and outbound IPsec processing|
|US7529367 *||Apr 16, 2004||May 5, 2009||Via Technologies, Inc.||Apparatus and method for performing transparent cipher feedback mode cryptographic functions|
|US7529368 *||Apr 16, 2004||May 5, 2009||Via Technologies, Inc.||Apparatus and method for performing transparent output feedback mode cryptographic functions|
|US7542566 *||Apr 16, 2004||Jun 2, 2009||Ip-First, Llc||Apparatus and method for performing transparent cipher block chaining mode cryptographic functions|
|US7545928||Dec 8, 2003||Jun 9, 2009||Advanced Micro Devices, Inc.||Triple DES critical timing path improvement|
|US7580519||Dec 8, 2003||Aug 25, 2009||Advanced Micro Devices, Inc.||Triple DES gigabit/s performance using single DES engine|
|US7583800 *||Oct 7, 2003||Sep 1, 2009||Samsung Electronics Co., Ltd.||Encryption apparatus and method in a wireless communications system|
|US7725719||Nov 8, 2005||May 25, 2010||International Business Machines Corporation||Method and system for generating ciphertext and message authentication codes utilizing shared hardware|
|US7783037||Sep 20, 2004||Aug 24, 2010||Globalfoundries Inc.||Multi-gigabit per second computing of the rijndael inverse cipher|
|US7885405 *||Jun 4, 2004||Feb 8, 2011||GlobalFoundries, Inc.||Multi-gigabit per second concurrent encryption in block cipher modes|
|US7940930||Mar 22, 2006||May 10, 2011||Nds Limited||Native scrambling system|
|US8036377 *||Dec 12, 2007||Oct 11, 2011||Marvell International Ltd.||Method and apparatus of high speed encryption and decryption|
|US8190894||Apr 21, 2010||May 29, 2012||International Business Machines Corporation||Method and system for generating ciphertext and message authentication codes utilizing shared hardware|
|US8417965 *||Apr 7, 2010||Apr 9, 2013||Xilinx, Inc.||Method and circuit for secure definition and integration of cores|
|US8494155||Oct 7, 2011||Jul 23, 2013||Marvell International Ltd.||Method and apparatus of high speed encryption and decryption|
|US8666064 *||Sep 2, 2010||Mar 4, 2014||Samsung Electronics Co., Ltd.||Endecryptor capable of performing parallel processing and encryption/decryption method thereof|
|US8908859 *||Mar 1, 2011||Dec 9, 2014||Kabushiki Kaisha Toshiba||Cryptographic apparatus and memory system|
|US8996871||Mar 19, 2012||Mar 31, 2015||International Business Machines Corporation||Method and system for generating ciphertext and message authentication codes utilizing shared hardware|
|US9002002||Jul 18, 2013||Apr 7, 2015||Marvell International Ltd.||Method and apparatus of high speed encryption and decryption|
|US20040071290 *||Oct 7, 2003||Apr 15, 2004||Jong-Su Lim||Encryption apparatus and method in a wireless communications system|
|US20040223610 *||Apr 16, 2004||Nov 11, 2004||Via Technologies Inc.||Apparatus and method for performing transparent cipher block chaining mode cryptographic functions|
|US20040228483 *||Apr 16, 2004||Nov 18, 2004||Via Technologies Inc.||Apparatus and method for performing transparent cipher feedback mode cryptographic functions|
|US20050160279 *||Apr 16, 2004||Jul 21, 2005||Via Technologies Inc.||Apparatus and method for performing transparent output feedback mode cryptographic functions|
|US20060088156 *||Feb 16, 2004||Apr 27, 2006||Nds Limited, One London Road, Staines||Cfm mode system|
|US20060098816 *||Nov 7, 2005||May 11, 2006||O'neil Sean||Process of and apparatus for encoding a signal|
|US20070106896 *||Nov 8, 2005||May 10, 2007||Sandberg Melanie J|
|US20100202236 *||Aug 12, 2010||International Business Machines Corporation||Rapid safeguarding of nvs data during power loss event|
|US20100205441 *||Aug 12, 2010||International Business Machines Corporation||Method and System for Generating Ciphertext and Message Authentication Codes Utilizing Shared Hardware|
|US20110123020 *||May 26, 2011||Samsung Electronics Co., Ltd.||Endecryptor capable of performing parallel processing and encryption/decryption method thereof|
|US20120069993 *||Mar 1, 2011||Mar 22, 2012||Kabushiki Kaisha Toshiba||Cryptographic apparatus and memory system|
|CN100514899C||Feb 16, 2004||Jul 15, 2009||Nds有限公司||Improved CFM mode system|
|WO1991018460A1 *||May 18, 1991||Nov 28, 1991||Rolf Trautner||Process for the blockwise coding of digital data|
|WO1995026086A1 *||Mar 18, 1994||Sep 28, 1995||Thomson Consumer Electronics||Data decryption apparatus in a subscription television signal receiving system|
|WO1996033564A1 *||Apr 12, 1996||Oct 24, 1996||Secure Computing Corp||Method and apparatus for high speed block ciphering of packet data|
|WO2001084769A1 *||Apr 30, 2001||Nov 8, 2001||Ibm||Improving des hardware throughput for short operations|
|WO2004086664A2 *||Feb 16, 2004||Oct 7, 2004||Nds Ltd||Improved cfm mode system|
|U.S. Classification||380/29, 380/28, 380/59|
|Cooperative Classification||H04L9/0637, H04L2209/125|
|Dec 30, 1985||AS||Assignment|
Owner name: PARADYNE CORPORATION, 8550 ULMERTON ROAD, LARGO, F
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:HOLMQUIST, KURT E.;REEL/FRAME:004502/0938
Effective date: 19851217
|Jul 11, 1991||FPAY||Fee payment|
Year of fee payment: 4
|Jul 31, 1995||FPAY||Fee payment|
Year of fee payment: 8
|Oct 10, 1996||AS||Assignment|
Owner name: PARADYNE CORPORATION (FORMERLY KNOWN AS AT&T PARAD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LUCENT TECHNOLOGIES, INC.;REEL/FRAME:008167/0408
Effective date: 19960731
|Dec 11, 1996||AS||Assignment|
Owner name: BANKAMERICA BUSINESS CREDIT, INC., CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:PARADYNE CORPORATION;REEL/FRAME:008261/0384
Effective date: 19960731
|Sep 14, 1999||FPAY||Fee payment|
Year of fee payment: 12
|Oct 16, 2001||AS||Assignment|
|Jan 18, 2005||AS||Assignment|
|Feb 28, 2005||AS||Assignment|
|Dec 1, 2005||AS||Assignment|
Owner name: PIRIN POCKET DATA LLC, NEVADA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARADYNE CORPORATION;REEL/FRAME:017297/0726
Effective date: 20050202