|Publication number||US4961822 A|
|Application number||US 07/338,681|
|Publication date||Oct 9, 1990|
|Filing date||Apr 17, 1989|
|Priority date||Apr 17, 1989|
|Also published as||DE69015564D1, DE69015564T2, EP0424485A1, EP0424485B1, WO1990013142A1|
|Publication number||07338681, 338681, US 4961822 A, US 4961822A, US-A-4961822, US4961822 A, US4961822A|
|Inventors||Kuan Y. Liao, Yu C. Chow, Maw-Rong Chin, Charles S. Rhoades|
|Original Assignee||Liao Kuan Y, Chow Yu C, Chin Maw Rong, Rhoades Charles S|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (5), Referenced by (27), Classifications (17), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates generally to methods of processing multi-level metal semiconductor devices, and more particularly to a method of multi-level metal processing that etches troughs in an oxide layer and selectively deposits metal into the troughs to form the higher-order metal lines.
Conventional multi-level metal semiconductor fabrication processes comprise sputtering blanket aluminum onto a blanket dielectric layer, and patterning and etching these blanket layers to define metal lines. The interconnection of the multi-level metal lines is accomplished by the use of contacts and via openings. The conventional procedures have several disadvantages. The patterning and etching of the metal lines creates corrosion and contaminants which result in yield problems. The metal step coverage over via, contact, and the first metal layer requires tight alignment tolerances. It is necessary to planarize the dielectric layer to allow better metal step coverage. The dielectric layer has voids and sleeves at closely spaced metal lines. Aluminum, a primary metal layer material has electromigration, corrosion, hillock and junction spike problems, as are well known in the art.
In order to overcome the above-mentioned problems in conventional multi-level metal integrated circuit processing, the present invention eliminates the metal etching step by etching the dielectric, and then utilizing a selective metal deposition procedure to form the metal lines. The present invention provides for a method of multi-level metal integrated circuit fabrication that eliminates metal step coverage problems, provides for full planarization of multi-level metal metalization, provides for self-aligned filling of high aspect ratio contacts, vias and metal grooves, and provides electromigration resistant interconnections. The present invention has the advantage of being a simple and practical procedure that produces multi-level integrated circuits.
In particular, the present invention comprises a method of fabricating higher-order metal interconnection layers in a multi-level metal semiconductor device having at least one metal interconnection layer, an oxide layer disposed on the metal interconnection layer, and a metal plug disposed in the oxide layer connected to the metal interconnection layer. The method comprises the following steps.
A reverse photoresist mask is formed on the oxide layer and trenches are formed that define a higher-order metal interconnection layer. The step of forming the reverse photoresist mask generally comprises the following steps. A second oxide layer is deposited on top of the oxide layer and metal plug. A photoresist layer is deposited on top of the second oxide layer. The reverse photoresist mask is then defined. The reverse photoresist mask is etched to form the trenches in the oxide layer. An adhesion layer is deposited on top of the photoresist mask that contacts the metal plug. The adhesion layer typically comprises either titanium tungsten alloy or aluminum alloy, or the like. A low viscosity photoresist layer is deposited on top of the adhesion layer. The adhesion layer and low viscosity photoresist layer are then anisotropically etched. A dip in hot hydrogen peroxide, for example, may be employed to remove the adhesion layer, and specifically titanium tungsten, to a point below the oxide layer, to ensure proper growth of the subsequently deposited selective metal.
The photoresist layers are then removed using a wet stripping procedure to expose the adhesion layer. An additional HF buffer wet etching step may be performed on the anisotropically etched adhesion layer and low viscosity photoresist layer to clean the surface of the adhesion layer. This etching step is performed after the anisotropic etching step. Finally, selective metal, such as tungsten or molybdenum, for example, is deposited on top of the adhesion layer in the trench to form the higher-order metal interconnection layer.
The various features and advantages of the present invention may be more readily understood with reference to the following detailed description taken in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:
FIG. 1 illustrates a multi-level metal integrated circuit whose higher-order metal lines have been fabricated in accordance with the principles of the present invention; and
FIGS. 2a-2c illustrate the method of the present invention used to form metal lines in the integrated circuit of FIG. 1.
Referring to FIG. 1, a multi-level metal integrated circuit 10 whose higher-order metal lines have been fabricated in accordance with the principles of the present invention is shown. The integrated circuit 10 comprises a silicon substrate 11 having a thermally grown field oxide layer 12 grown thereon, and having implanted N+/P+ regions 13 in the surface thereof. A gate oxide layer 14 is formed between the implanted N+/P+ regions 13, and a polysilicon layer 15 is deposited on top of the gate oxide layer 14.
A low temperature oxide layer 18 comprising oxide spacer 18a and oxide layer 18b, which may comprise phosphorous silicate glass, for example, is deposited over the field oxide layer 12 and the polysilicon layer 15 and implanted regions 13. Vias are formed in the low temperature oxide layer 18 in a conventional manner to provide access to the N+/P+ regions 13. A first metal interconnection layer comprising metal-1 lines 21 is deposited in the vias as shown. The metal interconnection layer typically comprises aluminum, or the like. A portion of the polysilicon layer 15 forms a polysilicon plug in the low temperature oxide layer 18 to provide access to the gate oxide layer 12.
In accordance with one aspect of the present invention, a second low temperature oxide layer 20 is deposited over the metal-1 lines 21, and metal plugs 23 are formed therein that connect to the metal-1 lines 21. The metal plugs 23 may be comprised of tungsten, or aluminum, or the like. The present invention provides for the formation of second and higher-order metal interconnection lines 24 that connect to the metal plugs 23. The following methods of fabricating these metal lines may be applied to all other higher-order metal interconnection lines.
With reference to FIG. 2a, the first portion of the method of the present invention used to form metal lines 21 in the integrated circuit 10 of FIG. 1 is shown. As shown in FIG. 2a, the metal-1 lines 21, low temperature oxide layer 20 and metal plug 23 are formed in a conventional manner, and then a third low temperature oxide layer 20' is deposited over the low temperature oxide layer 20 and metal plug 23. The metal-1 lines 21 have a thickness on the order of 6.5 microns. The low temperature oxide layer 20 typically has a thickness of about 1.0 micron. The metal plug 23 typically has a thickness of about 1.2 micron. A first photoresist layer 30 is deposited over the third oxide layer 20' and it is masked and etched in a conventional manner to form a trough which defines metal-2 lines which are to be formed. The first photoresist layer 30 typically has a thickness of about 1.2 micron, to match the thickness of the metal plug 23.
A relatively thin adhesion layer 31, or selective metal layer 31, is deposited by means of a sputtering procedure, for example over the etched surface. The adhesion layer 31 typically comprises a metal such as titanium tungsten alloy or aluminum alloy, or the like. The adhesion layer 31 typically has a thickness of about 500-1000 Angstroms. Then a low viscosity photoresist layer 32 is deposited over the adhesion layer 31 which covers the surfaces and partially fills the trench. The low viscosity photoresist layer 32 typically has a thickness of about 3000 Angstroms.
Referring to FIG. 2b, the integrated circuit 10 is then anisotropically etched in a conventional manner such that the adhesion layer 31 is removed to a point below the edge of the third oxide layer 20'. The etching procedure employed is typically an anisotropic dry etching procedure. The low viscosity photoresist layer 32 and topmost portion of the adhesion layer 31 are removed during this procedure. Subsequent to this step, the circuit 10 may be wet etched in a conventional manner to clean the exposed surfaces. The wet etching step removes the first photoresist layer 30 from the surface of the adhesion layer 31. A dip in hydrogen peroxide may be employed to remove the adhesion layer 31 in the area identified by the phantom lined adhesion layer 31' in FIG. 2b. This ensures that no portion of the adhesion layer protrudes above the oxide layer 20'. A preclean treatment may then be performed, if desired using a conventional hydrogen fluoride (100:1) buffer solution, for example.
With reference to FIG. 2c, second level metal is deposited into the trench by means of a conventional selective metal chemical vapor deposition procedure. This creates selective metal-2 lines 24 on top of the adhesion layer 31. Typically, selective tungsten is used to form the metal-2 lines 24. In addition, other selective metals such as molybdenum, for example, may be employed as the material used as the selective metal-2 lines 24.
Higher-order metal interconnection lines may also be formed by following the above disclosed procedure. In particular, the next layer of oxide is deposited over the metal-2 lines 24, and a metal plug is formed therein contacting the metal-2 lines. The balance of the processing steps described with reference to FIGS. 2a-2c are then performed. As many lines as is required to complete the integrated circuit 10 may be fabricated using the principles of the present invention.
The metal-2 lines 24 formed in accordance with the principles of the present invention are more electromigration resistant than conventional metal lines. In addition, the present invention eliminates metal step coverage problems, provides for full planarization of multi-level metal metalization, and provides for self-aligned filling of high aspect ratio contacts, vias and metal grooves.
Thus there has been described a new and improved method of multi-level metal integrated circuit processing that uses selective metal, such as selective CVD tungsten, as the metal interconnection formed over an adhesion layer. The present invention eliminates metal etching steps, and therefore eliminates corrosion and contaminants which result in yield problems. The present invention provides for a method of multi-level metal integrated circuit fabrication that eliminates metal step coverage problems, provides for full planarization of multi-level metal metalization, provides for self-aligned filling of high aspect ratio contacts, vias and metal grooves and provides electromigration resistant interconnections. The present invention has the advantage of being a simple and practical procedure that produces multi-level integrated circuits.
It is to be understood that the above-described embodiments are merely illustrative of some of the many specific embodiments which represent applications of the principles of the present invention. Clearly, numerous and other arrangements can be readily devised by those skilled in the art without departing from the scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4624864 *||Jun 13, 1985||Nov 25, 1986||Commissariat A L'energie Atomique||Process for the autopositioning of an interconnection line on an electric contact hole of an integrated circuit|
|US4666737 *||Feb 11, 1986||May 19, 1987||Harris Corporation||Via metallization using metal fillets|
|US4708767 *||Oct 5, 1984||Nov 24, 1987||Signetics Corporation||Method for providing a semiconductor device with planarized contacts|
|US4801559 *||Feb 29, 1988||Jan 31, 1989||Fujitsu Limited||Process for forming planar wiring using polysilicon to fill gaps|
|US4808545 *||Apr 20, 1987||Feb 28, 1989||International Business Machines Corporation||High speed GaAs MESFET having refractory contacts and a self-aligned cold gate fabrication process|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5030587 *||Jun 5, 1990||Jul 9, 1991||Micron Technology, Inc.||Method of forming substantially planar digit lines|
|US5084403 *||Mar 13, 1991||Jan 28, 1992||Kabushiki Kaisha Toshiba||Method of manufacturing a semiconductor device including connecting a monocrystalline aluminum wire|
|US5093710 *||Jul 5, 1990||Mar 3, 1992||Seiko Epson Corporation||Semiconductor device having a layer of titanium nitride on the side walls of contact holes and method of fabricating same|
|US5219789 *||Mar 23, 1992||Jun 15, 1993||Sharp Kabushiki Kaisha||Method for forming contact portion of semiconductor device|
|US5244538 *||Jul 26, 1991||Sep 14, 1993||Microelectronics And Computer Technology Corporation||Method of patterning metal on a substrate using direct-write deposition of a mask|
|US5275973 *||Mar 1, 1993||Jan 4, 1994||Motorola, Inc.||Method for forming metallization in an integrated circuit|
|US5382315 *||Sep 13, 1993||Jan 17, 1995||Microelectronics And Computer Technology Corporation||Method of forming etch mask using particle beam deposition|
|US5395796 *||Jan 11, 1993||Mar 7, 1995||Advanced Micro Devices, Inc.||Etch stop layer using polymers for integrated circuits|
|US5423939 *||Aug 23, 1993||Jun 13, 1995||Sgs-Thomson Microelectronics, Inc.||Method for forming contact plugs in integrated circuits|
|US5625231 *||Mar 10, 1995||Apr 29, 1997||Advanced Micro Devices, Inc.||Low cost solution to high aspect ratio contact/via adhesion layer application for deep sub-half micrometer back-end-of line technology|
|US5739047 *||Aug 2, 1996||Apr 14, 1998||Winbond Electronics Corporation||Method of fabricating a voidless IC electrical plug|
|US5751064 *||Mar 3, 1995||May 12, 1998||Sgs-Thomson Microelectronics, Inc.||Intermediate structure for integrated circuit devices|
|US6107687 *||Mar 16, 1998||Aug 22, 2000||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device having interconnection and adhesion layers|
|US6297110 *||Jul 29, 1994||Oct 2, 2001||Stmicroelectronics, Inc.||Method of forming a contact in an integrated circuit|
|US6383920||Jan 10, 2001||May 7, 2002||International Business Machines Corporation||Process of enclosing via for improved reliability in dual damascene interconnects|
|US6580133||Aug 7, 2001||Jun 17, 2003||Stmicroelectronics, Inc.||Contact in an integrated circuit|
|US6753248 *||Jan 27, 2003||Jun 22, 2004||Applied Materials, Inc.||Post metal barrier/adhesion film|
|US6770566||May 16, 2002||Aug 3, 2004||Cypress Semiconductor Corporation||Methods of forming semiconductor structures, and articles and devices formed thereby|
|US6803304 *||Sep 10, 2001||Oct 12, 2004||Sony Corporation||Methods for producing electrode and semiconductor device|
|US8183146 *||Dec 29, 2010||May 22, 2012||Taiwan Memory Company||Manufacturing method for a buried circuit structure|
|US8431485||Apr 9, 2012||Apr 30, 2013||Taiwan Memory Company||Manufacturing method for a buried circuit structure|
|US8486819 *||Jul 1, 2011||Jul 16, 2013||Hynix Semiconductor Inc.||Semiconductor device and method of manufacturing the same|
|US8772155 *||Nov 18, 2010||Jul 8, 2014||Micron Technology, Inc.||Filling cavities in semiconductor structures having adhesion promoting layer in the cavities|
|US8859417||Jan 3, 2013||Oct 14, 2014||Globalfoundries Inc.||Gate electrode(s) and contact structure(s), and methods of fabrication thereof|
|US9159662||Jun 19, 2014||Oct 13, 2015||Micron Technology, Inc.||Semiconductor structures having adhesion promoting layer in cavities|
|US20120001258 *||Jan 5, 2012||Hynix Semiconductor Inc.||Semiconductor device and method of manufacturing the same|
|US20120126415 *||May 24, 2012||Shai Haimson||Filling Cavities in Semiconductor Structures|
|U.S. Classification||438/628, 257/E21.586, 257/E21.295, 438/641, 257/900, 438/639, 438/644, 438/648, 438/629, 257/753|
|International Classification||H01L21/3205, H01L21/768|
|Cooperative Classification||Y10S257/90, H01L21/32051, H01L21/76879|
|European Classification||H01L21/768C4B, H01L21/3205M|
|Apr 17, 1989||AS||Assignment|
Owner name: HUGHES AIRCRAFT COMPANY, A DE. CORP., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:LIAO, KUAN Y.;CHOW, YU C.;CHIN, MAW-RONG;AND OTHERS;REEL/FRAME:005081/0644;SIGNING DATES FROM 19890404 TO 19890411
|Apr 8, 1994||FPAY||Fee payment|
Year of fee payment: 4
|Apr 9, 1998||FPAY||Fee payment|
Year of fee payment: 8
|Apr 23, 2002||REMI||Maintenance fee reminder mailed|
|Oct 9, 2002||LAPS||Lapse for failure to pay maintenance fees|
|Dec 3, 2002||FP||Expired due to failure to pay maintenance fee|
Effective date: 20021009