|Publication number||US6834367 B2|
|Application number||US 09/745,988|
|Publication date||Dec 21, 2004|
|Filing date||Dec 21, 2000|
|Priority date||Dec 22, 1999|
|Also published as||US20010016929|
|Publication number||09745988, 745988, US 6834367 B2, US 6834367B2, US-B2-6834367, US6834367 B2, US6834367B2|
|Inventors||Dominique P. Bonneau, Philippe Hauviller, Vincent Vallet|
|Original Assignee||International Business Machines Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Referenced by (82), Classifications (19), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application claims priority from European patent application number 99480131.4, filed Dec. 22, 1999, which is hereby incorporated herein by reference in its entirety.
The present invention relates to systems for testing clock and data recovery circuits, and more particularly to a built-in self test system.
In digital systems, digital data is typically handled with an associated clock signal. The clock provides timing necessary to allow digital circuitry to operate on digital data. When data are transmitted over a communications link, it is generally inefficient to also transmit the associated clock signal. This inefficiency has led to communications systems which transmit the data alone without the clock. Therefore, it is typical for fiber optic communication links to require that the clock signal at the receiving end of the link be extracted from the incoming data signal. To obtain the necessary clock at the receiving end, these systems employ clock and data recovery circuits. The clock and data recovery circuit derives the clock signal from the received digital data. Conventional clock and data recovery circuits are often implemented using phase-locked loops. In phase-locked loops, a reference clock is generated at the frequency of the received data using a voltage controlled oscillator (VCO). The phase-locked loop is often integrated onto a single chip along with logic circuits providing other link adapter functions.
In addition to clock recovery circuits, communications links often utilize serializers and deserializers circuits. Serializers on the transmitting side serialize the parallel data in a bit stream. Deserializers at the receiving end parallelize the serial data stream transmitted over the communications link. These parallel data are typically defined by bytes or words that make up the serial stream.
To eliminate defects from integrated circuits including logic circuits a well-known method consists to place observation latches (the famous LSSD latches) which are connected together to allow to scan out each signal which is generated internally. Test patterns sequences are performed at wafer level and if responding patterns do not match the test patterns, the failed circuits are sorted. Unfortunately this method cannot be used to detect defects in the analog circuits.
Conventional methods to test analog components consist in verifying the functionality of the analog circuitry by way of an external test equipment. Such method need that the chip be previously encapsulated before being tested at board level. The general state of the prior art with respect to solving the aforementioned testing problem may be best illustrated and understood with reference to the several patents to be described immediately hereinafter.
In U.S. Pat. No. 5,295,079 from Wong a digital testing system for very high frequency PLLs is proposed. The testing system allows the test of a PLL connected to an external digital tester via a bi-directional bus. The digital tester is an intelligent digital hardware that configures the PLL and extracts and interprets data from the PLL.
In U.S. Pat. No. 5,729,151 from Zoerner, the test of a phase lock loop within an integrated circuit is performed by an external testing device having access to an address/data bus coupled to both the PLL and a timer module which is utilized as a frequency counter for counting the number of clock pulses outputted from the PLL.
The aforementioned conventional methods employ an external testing equipment to test the PLL. Whereas such solutions are efficient to test high frequency PLLs, they are heavy in terms of cost and people, and in addition the permanent performance evolution of the products requires that the test equipment be adapted.
Alternative methods consist in using Built-in Self-Test (BIST) circuits.
In U.S. Pat. No. 5,802,073 from Platt, a built-in self-test (BIST) system for testing a network interface integrated circuit is disclosed. The BIST includes a random number generator to generate test data, and to monitor data going from a receiver of the network interface back to the BIST. The data is compressed into one number and compared with a predetermined signature in a signature analyzer. The BIST uses a functional system block for in-system diagnostic at system speed at a functional level as opposed to gate level.
In U.S. Pat. No. 5,835,501 from Dalmia, a built-in self-test circuit is provided to perform jitter tolerance tests on a clock and data recovery unit by using a pseudo-random data generating apparatus. The test is comprised of the steps of generating a jitter clock, using the jitter clock to generate a test data stream, feeding the test data stream to the clock and data recovery unit and determining the number of bits errors in the recovered data stream. This method requires that all the recovered bits be examined to determine the famous Bit Error Rate (BER) which is thus a time consuming solution.
Accordingly, it would be desirable to be able to provide a functional wafer level test system and method which allows full fault coverage of a clock and data recovery circuit.
The present invention provides a built-in self test apparatus for testing a clock and data recovery circuit which operates with high speed phase lock loop. The built-in circuit comprises data generating means for generating a test data byte and serializing means coupled to the data generating means for converting the test data byte into serial test data. The clock and data recovery means are coupled to the output of the serializing means for recovering the clock and test data from the serial test data. A deserializing means coupled to the output of the clock and data recovery means converts the recovered serial test data into a recovered test data byte, and analyzing means connected to the output of the deserializing means compares the recovered test data byte to the initial test data byte.
In a commercial application, the invention is preferably used in a high speed telecommunication framer which fulfill the requirements of the SONET technology.
It is another object of this invention to provide a method for testing a clock and data recovery circuit comprising the steps of:
generating an initial test data byte,
inputting the test data byte to a serializer for conversion into serial test data,
sending the serial test data to the clock and data recovery circuit for recovering the clock and the test data,
inputting the recovered test data to a deserializer for conversion into a recovered test data byte, and
comparing the recovered test data byte to the initial test data byte.
The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
FIG. 1-a shows a general block diagram of a preferred data communication system into which is incorporated the BIST circuit of the invention.
FIG. 1-b illustrates a SONET frame structure.
FIG. 2 shows a schematic block diagram of the built-in self test circuit of the present invention.
FIG. 3 is a flow chart illustrating the state machine process to operate the circuit of FIG. 2.
Referring to the drawings, and more particularly to FIG. 1, a general block diagram of part of a preferred data communication system into which is incorporated the BIST circuit of the invention is now described. The diagram is simplified for the purpose of understanding the principles of the invention. The system 100 is part of an optical transmission device and comprises a framer unit 110, a serializer/deserializer unit 120, an optical transceiver unit 130 and an optical fiber 140. Preferably such system is used in optical networking with SONET/SDH technology.
Synchronous Optical Network (SONET) is a U.S. standard for the international operations of optical networks. Fiber optics connect Asynchronous Transfer Mode (ATM), frame relay, Ethernet and other high-speed networks. SONET is a primary network transport mechanism of ATM systems. The SONET core can mix packages, or frames from different sources and carry them over a network. The basic structure in SONET is a frame of 810 bytes which is sent every 125 microseconds. This allows a single byte within a frame to be part of a 64 kilobits per second (Kbps) digital voice channel. Since the minimum frame size is 810 bytes then the minimum speed at which SONET operates is 51.84 megabits per second (mbps). The SONET signaling hierarchy is stated as Optical Carrier (OC) levels with OC-1 as the foundation transmission rate (51.840 Mbps). SONET is capable of reaching transmission rates of gigabits per second by using multiples of this rate (OC-3 level at 155.520 Mbps, OC-12 level at 622.080 Mbps, and OC-48 level at 2488.32 Mbps are currently the most widely supported multiples of OC-1).
The basic frame is called the Synchronous Transport Signal Level (STS-1). It is conceptualized in a two-dimensional frame as containing 9 rows of 90 columns each as shown in FIG. 1-b, but in reality it is a string of bits. The frame is transmitted row by row, from the top left to the bottom right. The first three columns of every row are used for administration and control of the system. Multiple STS-1 frames can be byte-multiplexed together to form higher-speed signals. When this is done they are called STS-2, STS-3 where the numeral suffix indicates the number of STS-1 frames that are present.
Referring again to FIG. 1-a, in normal mode of data transmission, a transmit serial bit stream in electrical form is presented to the optical transceiver 130 which encodes the data appropriately for transmission over the optical fiber 140. The transmit serial bit stream is issued from the serializer 120 which converts parallel frames to be transmitted into serial bit stream.
When operating on receiving path, the optical signal is fed to the optical transceiver for conversion in electrical form into a receive serial bit stream. The receive serial bit stream is recovered within a clock and data recovery circuit contained within the SER/DES unit 120. The recovered serial data are converted into receive parallel data by the deserializer 120. The receive parallel data are latter processed within framer 140.
In test mode, the SER/DES unit 120 operates internally as will be described in more detail with reference to FIG. 2. Generally, test parallel data are internally generated by a pattern generator in lieu of the operational data. Next they are fed to the serializer, and the serial data are wrapped to the clock and data recovery circuit for extracting the clock and retiming the data. The recovered data are next input to the deserializer, and the rebuilt bytes obtained by the deserialization process are compared to the initial test data generated by the pattern generator. The patterns are predefined to be made of a frame header signature followed by sequence of bits containing a maximum number of transitions such as ‘01010101 . . .’. The clock and data recovery unit may thus be easily lock on the data stream. In the case of a SONET frame, the frame header signature can be made of 6 bytes generally denoted ‘A1,A1,A1,A2,A2,A2’. The test of the clock and data recovery circuit is performed by detecting this frame header in the deserializer circuit.
However, the test patterns may be adapted to fulfill the requirements of other technology.
Referring now to FIG. 2 a schematic block diagram of a preferred embodiment of the built-in self test circuit 200 of the present invention is described. The circuit 200 comprises a serializer 202 to input operational parallel data issued from internal circuitry or parallel test data generated by a pattern generator 204. A first multiplexer 206 is provided and has the operational parallel data and the test patterns as data inputs and has an internal selection bit value (B-ENB 208) as a data select input. A second multiplexer 210 having serial data received from optical transmission link and the output of the serializer 202 as data inputs is also provided. The second multiplexer also inputs the internal selection bit value (B-ENB 208) as data select input. The test patterns and the output of the serializer 202 are the selected data inputs for respectively the first and the second multiplexer (206,210) when the internal selection bit signal is set to activate the self test mode. A clock and data recovery circuit 212 is connected to the output of the second multiplexer 210 to perform the clock extraction and data regeneration in a well-known manner. A deserializer 214 connected to the output of the clock and data recovery circuit parallelizes the recovered serial data. A state machine 216 connected to the output of the deserializer comprises means to compare the recovered data bytes to the initial test pattern. A signature signal (SIG) is generated to validate the reconstruction of the initial data pattern and to stop the test data generation by disabling the pattern generator. The state machine 216 further includes conventional time out counters. A first counter is initialized before the test is performed to wait for the phase lock loop to lock to a predetermined frequency. A second counter allows during a predefined period of time that numerous test patterns be repetitively generated as long as the recovered test patterns do not match the expected ones. Preferably, the pattern generator is a programmable circuit to provide different test sequences.
FIG. 3 is a flow chart for illustrating the state machine process of the invention.
Though not shown on the initial state (300), the built-in self test sequence is started by the assertion of the internal selection bit (B-ENB) to place the circuit 200 in test mode. A first test frame is provided to the clock and data recovery circuit via the serializer as previously described.
Thereafter the state machine enters a lock state (302) to wait for the voltage control oscillator contained in the CDR circuit to lock to the reference frequency. A first count state (304) illustrates running of a first time counter to loop back (branch No) to lock state (302) until the VCO is lock. If the counting ends before the VCO is lock (branch Yes) the process aborts (state 314).
Back to lock state (302), when the VCO is lock to the reference frequency, a first test frame which has been serialized thru serializer (202) is recovered within the CDR (212) and a first result test frame is analyzed on check state (308). The test loops to state (306) to generate continuously the test pattern until the serial data stream is on phase with the VCO. If the result test frame matches the initial test frame (the expected signature), the test process is ended (state 310).
Thus test patterns are sequentially generated until the result of the comparison is ‘match’ (state 310) or until the time counter is ended (state 312). If the time counter is ended before a successful comparison test the process aborts (state 314).
It is to be noted that no specific test pattern have been mentioned for operating the built-in self test of the invention. It is an advantage of the invention that different types of test pattern may be applied to check the functionality of the PLL as well as its stability in case of programmed patterns with low transition rate.
In one embodiment, the BIST circuit is in the form of a high level logic description (VHDL) code to describe the function of the logic circuitry as described above. However, logic circuits may be designed at the gate level in other embodiments.
While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5295079 *||Jul 18, 1991||Mar 15, 1994||National Semiconductor Corporation||Digital testing techniques for very high frequency phase-locked loops|
|US5381085 *||Jul 6, 1993||Jan 10, 1995||Motorola, Inc.||Phase lock loop with self test circuitry and method for using the same|
|US5729151 *||Mar 11, 1996||Mar 17, 1998||Motorola Inc.||System and method for testing a phase locked loop in an integrated circuit|
|US5787114 *||Jan 17, 1996||Jul 28, 1998||Lsi Logic Corporation||Loop-back test system and method|
|US5835501 *||Mar 4, 1996||Nov 10, 1998||Pmc-Sierra Ltd.||Built-in test scheme for a jitter tolerance test of a clock and data recovery unit|
|US5956370 *||Jan 17, 1996||Sep 21, 1999||Lsi Logic Corporation||Wrap-back test system and method|
|US6201829 *||Apr 3, 1998||Mar 13, 2001||Adaptec, Inc.||Serial/parallel GHZ transceiver with pseudo-random built in self test pattern generator|
|US6215835 *||Aug 22, 1997||Apr 10, 2001||Lsi Logic Corporation||Dual-loop clock and data recovery for serial data communication|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6985823 *||Oct 29, 2003||Jan 10, 2006||Finisar Corporation||System and method of testing a transceiver|
|US7093172 *||Nov 8, 2002||Aug 15, 2006||Broadcom Corporation||System and method for determining on-chip bit error rate (BER) in a communication system|
|US7099278 *||Aug 10, 2001||Aug 29, 2006||Broadcom Corporation||Line loop back for very high speed application|
|US7146284 *||Nov 7, 2003||Dec 5, 2006||Texas Instruments Incorporated||Method of testing phase lock loop status during a Serializer/Deserializer internal loopback built-in self-test|
|US7180966||Oct 24, 2002||Feb 20, 2007||International Business Machines Corporation||Transition detection, validation and memorization circuit|
|US7227918||Mar 13, 2001||Jun 5, 2007||Altera Corporation||Clock data recovery circuitry associated with programmable logic device circuitry|
|US7260001||May 30, 2006||Aug 21, 2007||Arm Limited||Memory system having fast and slow data reading mechanisms|
|US7269130 *||Mar 29, 2002||Sep 11, 2007||Bay Microsystems, Inc.||Redundant add/drop multiplexor|
|US7272756 *||May 3, 2005||Sep 18, 2007||Agere Systems Inc.||Exploitive test pattern apparatus and method|
|US7275195 *||Oct 3, 2003||Sep 25, 2007||Avago Technologies General Ip (Singapore) Pte. Ltd.||Programmable built-in self-test circuit for serializer/deserializer circuits and method|
|US7278080||Mar 20, 2003||Oct 2, 2007||Arm Limited||Error detection and recovery within processing stages of an integrated circuit|
|US7310755||Feb 18, 2004||Dec 18, 2007||Arm Limited||Data retention latch provision within integrated circuits|
|US7320091||Apr 21, 2005||Jan 15, 2008||Arm Limited||Error recovery within processing stages of an integrated circuit|
|US7333570||Jun 3, 2003||Feb 19, 2008||Altera Corporation||Clock data recovery circuitry associated with programmable logic device circuitry|
|US7337356 *||Jul 23, 2004||Feb 26, 2008||Arm Limited||Systematic and random error detection and recovery within processing stages of an integrated circuit|
|US7401273 *||Feb 4, 2005||Jul 15, 2008||Arm Limited||Recovery from errors in a data processing apparatus|
|US7437591 *||Jan 18, 2005||Oct 14, 2008||Altera Corporation||Method and apparatus for hardware timing optimizer|
|US7447965||May 3, 2005||Nov 4, 2008||Agere Systems Inc.||Offset test pattern apparatus and method|
|US7496813 *||Nov 30, 2005||Feb 24, 2009||Arm Limited||Communicating simultaneously a functional signal and a diagnostic signal for an integrated circuit using a shared pin|
|US7526033 *||Feb 4, 2005||Apr 28, 2009||Agere Systems Inc.||Serializer deserializer (SERDES) testing|
|US7650551||Aug 16, 2007||Jan 19, 2010||Arm Limited||Error detection and recovery within processing stages of an integrated circuit|
|US7681091||Jul 12, 2007||Mar 16, 2010||Dft Microsystems, Inc.||Signal integrity measurement systems and methods using a predominantly digital time-base generator|
|US7684532 *||Apr 25, 2007||Mar 23, 2010||Altera Corporation||Clock data recovery circuitry associated with programmable logic device circuitry|
|US7813297||Jul 12, 2007||Oct 12, 2010||Dft Microsystems, Inc.||High-speed signal testing system having oscilloscope functionality|
|US7848318 *||Feb 27, 2006||Dec 7, 2010||Altera Corporation||Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits|
|US7917319||Mar 29, 2011||Dft Microsystems Inc.||Systems and methods for testing and diagnosing delay faults and for parametric testing in digital circuits|
|US7930604||May 12, 2010||Apr 19, 2011||Marvell International Ltd.||Apparatus and method for testing and debugging an integrated circuit|
|US8005798||Apr 30, 2009||Aug 23, 2011||International Business Machines Corporation||Method and apparatus for partial data set recovery|
|US8036854||Oct 11, 2011||Arm Limited||Communication of a diagnostic signal and a functional signal by an integrated circuit|
|US8060814||Nov 15, 2011||Arm Limited||Error recovery within processing stages of an integrated circuit|
|US8074135||Dec 6, 2011||Marvell International Ltd.||Apparatus and method for testing and debugging an integrated circuit|
|US8161336||Apr 19, 2011||Apr 17, 2012||Marvell International Ltd.||Apparatus and method for testing and debugging an integrated circuit|
|US8161367||Oct 7, 2008||Apr 17, 2012||Arm Limited||Correction of single event upset error within sequential storage circuitry of an integrated circuit|
|US8171386||May 1, 2012||Arm Limited||Single event upset error detection within sequential storage circuitry of an integrated circuit|
|US8185786||May 22, 2012||Arm Limited||Error recovery within processing stages of an integrated circuit|
|US8185812||Dec 11, 2006||May 22, 2012||Arm Limited||Single event upset error detection within an integrated circuit|
|US8244492||Aug 14, 2012||Dft Microsystems, Inc.||Methods of parametric testing in digital circuits|
|US8275579||Jun 14, 2011||Sep 25, 2012||Arm Limited||Communication of a diagnostic signal and a functional signal by an integrated circuit|
|US8327204||Dec 4, 2012||Dft Microsystems, Inc.||High-speed transceiver tester incorporating jitter injection|
|US8356223 *||Jan 15, 2013||Marvell International Ltd.||Apparatus and method for testing and debugging an integrated circuit|
|US8407537||Oct 13, 2010||Mar 26, 2013||Arm Limited||Error recover within processing stages of an integrated circuit|
|US8493120||Mar 10, 2011||Jul 23, 2013||Arm Limited||Storage circuitry and method with increased resilience to single event upsets|
|US8570197||Nov 24, 2010||Oct 29, 2013||Altera Corporation||Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits|
|US8572448||Jan 15, 2013||Oct 29, 2013||Marvell International Ltd.||Apparatus and method for testing and debugging an integrated circuit|
|US8650470||Oct 25, 2010||Feb 11, 2014||Arm Limited||Error recovery within integrated circuit|
|US8713391||Oct 28, 2013||Apr 29, 2014||Marvell International Ltd.||System and method for testing an integrated circuit embedded in a system on a chip|
|US8953668||Feb 7, 2012||Feb 10, 2015||Realtek Semiconductor Corp.||Method and circuit of clock and data recovery with built in jitter tolerance test|
|US8977921||Apr 25, 2014||Mar 10, 2015||Marvell International Ltd.||System and method for providing a test result from an integrated to an analyzer|
|US8989246||Sep 30, 2013||Mar 24, 2015||Realtek Semiconductor Corp.||Method and circuit of clock and data recovery with built in jitter tolerance test|
|US9077330||Sep 10, 2013||Jul 7, 2015||Altera Corporation||Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits|
|US9164842||Jun 25, 2013||Oct 20, 2015||Arm Limited||Error recovery within integrated circuit|
|US9285421||Mar 10, 2015||Mar 15, 2016||Marvell International Ltd.||Serializer/deserializer and method for transferring data between an integrated circuit and a test interface|
|US20010033188 *||Mar 13, 2001||Oct 25, 2001||Edward Aung||Clock data recovery circuitry associated with programmable logic device circuitry|
|US20030031133 *||Aug 10, 2001||Feb 13, 2003||Momtaz Afshin D.||Line loop back for very high speed application|
|US20030091137 *||Oct 24, 2002||May 15, 2003||International Business Machines Corporation||Transition detection, validation and memorization circuit|
|US20030193972 *||Mar 29, 2002||Oct 16, 2003||Pitio Walter Michael||Redundant add/drop multiplexor|
|US20040030968 *||Nov 8, 2002||Feb 12, 2004||Nong Fan||System and method for determining on-chip bit error rate (BER) in a communication system|
|US20040153267 *||Oct 29, 2003||Aug 5, 2004||Finisar Corporation||System and method of testing a transceiver|
|US20040199821 *||Mar 20, 2003||Oct 7, 2004||Krisztian Flautner||Error detection and recovery within processing stages of an integrated circuit|
|US20040239397 *||Feb 18, 2004||Dec 2, 2004||Arm Limited||Data retention latch provision within integrated circuits|
|US20050022094 *||Jul 23, 2004||Jan 27, 2005||Mudge Trevor Nigel||Systematic and random error detection and recovery within processing stages of an integrated circuit|
|US20050076280 *||Oct 3, 2003||Apr 7, 2005||Martinez Antonio Marroig||Programmable built-in self-test circuit for serializer/deserializer circuits and method|
|US20050102593 *||Nov 7, 2003||May 12, 2005||Ko Jesse J.||Method of testing phase lock loop status during a serializer/deserializer internal loopback built-in self-test|
|US20050207521 *||Feb 4, 2005||Sep 22, 2005||Arm Limited||Recovery from errors in a data processing apparatus|
|US20050246613 *||Apr 21, 2005||Nov 3, 2005||Arm Limited||Error recovery within processing stages of an integrated circuit|
|US20060176943 *||Feb 4, 2005||Aug 10, 2006||Agere Systems, Inc.||Serializer deserializer (SERDES) testing|
|US20060253748 *||May 3, 2005||Nov 9, 2006||Brink Robert D||Exploitive test pattern apparatus and method|
|US20060253757 *||May 3, 2005||Nov 9, 2006||Brink Robert D||Offset test pattern apparatus and method|
|US20060280002 *||May 30, 2006||Dec 14, 2006||Arm Limited||Memory system having fast and slow data reading mechanisms|
|US20070030184 *||Feb 27, 2006||Feb 8, 2007||Altera Corporation|
|US20070113119 *||Oct 26, 2006||May 17, 2007||Hafed Mohamed M||High-Speed Transceiver Tester Incorporating Jitter Injection|
|US20080013456 *||Jul 12, 2007||Jan 17, 2008||Hafed Mohamed M||High-Speed Signal Testing System Having Oscilloscope Functionality|
|US20080031385 *||Apr 25, 2007||Feb 7, 2008||Altera Corporation||Clock data recovery circuitry associated with programmable logic device circuitry|
|US20080048726 *||Jul 12, 2007||Feb 28, 2008||Hafed Mohamed M||Signal Integrity Measurement Systems and Methods Using a Predominantly Digital Time-Base Generator|
|US20080162071 *||Nov 20, 2007||Jul 3, 2008||Ashley Miles Stevens||Communication of a diagnostic signal and a functional signal by an integrated circuit|
|US20080192814 *||Feb 8, 2008||Aug 14, 2008||Dft Microsystems, Inc.||System and Method for Physical-Layer Testing of High-Speed Serial Links in their Mission Environments|
|US20090198461 *||Feb 6, 2008||Aug 6, 2009||Dft Microsystems, Inc.||Systems and Methods for Testing and Diagnosing Delay Faults and For Parametric Testing in Digital Circuits|
|US20100281000 *||Apr 30, 2009||Nov 4, 2010||International Business Machines Corporation||Method and apparatus for partial data set recovery|
|US20110068845 *||Mar 24, 2011||Toan Thanh Nguyen|
|US20110161755 *||Jun 30, 2011||Dft Microsystems, Inc.||Methods of Parametric Testing in Digital Circuits|
|US20120128372 *||Aug 3, 2009||May 24, 2012||Mitsubishi Electric Corporation||Optical line termination, pon system, and data reception processing method|
|EP3018840A1||Nov 10, 2014||May 11, 2016||Université de Genève||Apparatus and method for QKD quantum communication channel continuous synchronization and alignment|
|U.S. Classification||714/738, 714/704, 370/366, 370/249, 714/814, 375/219, 375/224, 714/815, 714/742|
|International Classification||H04L7/04, H04L7/033, H03L7/06|
|Cooperative Classification||H04L7/041, H04L7/046, H03L7/06, H04L7/033|
|European Classification||H04L7/033, H04L7/04B, H04L7/04B10|
|Dec 21, 2000||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BONNEAU, DOMINIQUE P.;HAUVILLER, PHILIPPE;VALLET, VINCENT;REEL/FRAME:011428/0044
Effective date: 20001201
|Apr 5, 2005||CC||Certificate of correction|
|Jan 11, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Aug 6, 2012||REMI||Maintenance fee reminder mailed|
|Oct 4, 2012||SULP||Surcharge for late payment|
Year of fee payment: 7
|Oct 4, 2012||FPAY||Fee payment|
Year of fee payment: 8
|Apr 15, 2016||FPAY||Fee payment|
Year of fee payment: 12