|Numéro de publication||US6178918 B1|
|Type de publication||Octroi|
|Numéro de demande||US 09/092,565|
|Date de publication||30 janv. 2001|
|Date de dépôt||5 juin 1998|
|Date de priorité||10 juil. 1995|
|État de paiement des frais||Payé|
|Autre référence de publication||CN1160479C, CN1189859A, DE69636286D1, DE69636286T2, EP0839217A1, EP0839217A4, EP0839217B1, US5792272, US6001267, US6375750, WO1997003224A1|
|Numéro de publication||09092565, 092565, US 6178918 B1, US 6178918B1, US-B1-6178918, US6178918 B1, US6178918B1|
|Inventeurs||Ron van Os, William J. Durbin, Richard H. Matthiesen, Dennis C. Fenske, Eric D. Ross|
|Cessionnaire d'origine||Applied Materials, Inc.|
|Exporter la citation||BiBTeX, EndNote, RefMan|
|Citations de brevets (54), Citations hors brevets (3), Référencé par (55), Classifications (28), Événements juridiques (6)|
|Liens externes: USPTO, Cession USPTO, Espacenet|
This is a continuation of application Ser. No. 08/909,580 filed Aug. 12, 1997, now U.S. Pat. No. 5,792,272 which is a File Wrapper Continuing application of application Ser. No. 08/500,493 filed Jul. 10, 1995, now abandoned.
This invention relates to a reactor and method for processing semiconductor integrated circuits. More particularly, the invention relates to a plasma enhanced reactor and method capable of performing processing operations including depositing uniform films or layers on the surface of integrated circuits by plasma enhanced chemical vapor deposition (PECVD), film etchback, reactor self-clean, and simultaneous etch and deposit operations.
The processing of semiconductor wafers and other integrated circuits (IC) includes critical manufacturing steps such as etching wafer surfaces and depositing layers of material on wafer surfaces to form device components, interconnecting lines, dielectrics, insulating barriers and the like. Various systems have been employed to deposit layers of material and the like on the surface of integrated circuits, and often such layers are formed by chemical vapor deposition (CVD). A conventional thermal CVD process deposits a stable chemical compound on the surface of a wafer by thermal reaction of certain gaseous chemicals. Various CVD reactors have been used in the art including low pressure CVD systems and atmospheric pressure CVD systems.
More recently, plasma enhanced (sometimes called plasma assisted) CVD systems (PECVD) have been developed. PECVD systems generally operate by disassociation and ionization of gaseous chemicals. The high electron temperatures associated with the plasma increase the density of the disassociated species available for deposition on the wafer surface. Accordingly, such systems are able to operate at lower temperatures than conventional thermal CVD systems. Such lower temperature processes are desirable and minimize diffusion of shallow junctions and inter-diffusion of metals contained within the integrated circuits. Moreover, PECVD systems are suitable for forming multiple dielectric layers to be used to isolate stacked device features as device densities increase. When forming such multilayer dielectric layers it is desirable to provide a layer with good gap fill, isolation, stress and step coverage properties. These properties become more difficult to attain as device dimensions shrink.
In PECVD systems, the reactor is typically operated at low pressures during processing of the semiconductors. Such low pressures present particular gas flow dynamics considerations that must be addressed. With low pressures, the collision rate of the active species is relatively low and the mean-free path of the species is relatively long. Accordingly, it is desirable to provide a reactor capable of uniform, controlled gas flow within the process chamber, across the wafer, and to the exhaust, thus providing uniform processing of the wafer. Moreover, other operating pressures may be used for various processes, and thus it is desirable for the reactor to be capable of operating over a large pressure range.
Cleaning of the reactor plays an important role in the effective operation of a system. The highly reactive species deposit on the walls of the chamber, and the operating components, as well as on the surface of the substrate. Such deposits affect the operation of the system, may affect the plasma potentials within the system, and are a serious source of particulates which may end up contaminating the deposited film. Accordingly it is advantageous to provide a reactor design capable of self cleaning.
It is an object of this invention to provide a reactor for processing semiconductor wafers and integrated circuits.
More particularly, it is an object of this invention to provide an improved reactor for processing wafers by depositing films or layers on the surface of such wafers by plasma enhanced chemical vapor deposition (PECVD).
Another object of this invention is to provide a reactor which is capable of operating over a wide pressure range.
Another object of this invention is to provide a reactor capable of depositing desired films and simultaneously etching such films.
Yet another object of the invention is to provide a reactor capable of self-cleaning.
A related object of this invention is to provide a reactor which improves the quality of films deposited on wafers.
These and other objects are achieved by the reactor herein disclosed generally comprising a plasma chamber communicating with a process chamber. The plasma chamber includes a first gas injection manifold for receiving at least a first gas; and a source of electromagnetic energy which excites the gas to form a plasma. The process chamber includes a wafer support for supporting a wafer to be processed, and a second gas manifold which encircles the wafer support and directs reactive gases toward the wafer support. The plasma generated in the plasma chamber extends into the process chamber and interacts with the reactive gases to deposit a layer of material on the wafer. A vacuum system communicates with the process chamber for exhausting the reactor.
The invention also includes a method of operating a reactor having a plasma chamber and a process chamber with a wafer support disposed within the process chamber, which includes the steps of: generating a plasma within the plasma chamber, introducing at least one gaseous chemical into the process chamber proximate to the wafer support and applying r.f. gradient to induce diffusion of the plasma to the area proximate the wafer support, whereby the plasma and the gaseous chemical interact proximate the wafer support to form a layer of material on the surface of the wafer.
Other objects and advantages of the invention become apparent upon reading of the detailed description of the invention and the appended claims provided below, and upon reference to the drawings in which:
FIG. 1 is a partially broken away assembly view of the reactor according to one embodiment of the invention.
FIG. 2 is an enlarged partially broken away cross-sectional view of the plasma chamber and process chamber of the reactor as shown in FIG. 1.
FIG. 3a illustrates a cross-sectional view of a first gas injection manifold according to one embodiment of the invention.
FIG. 3b is bottom plan view of the first gas injection manifold.
FIG. 3c is an enlarged cross-sectional view of the holes in the manifold of FIG. 3a.
FIG. 4 represents a front plan view, partially broken away, of one embodiment of a second gas injection manifold in accordance with the invention.
FIG. 5a is a top plan view showing the substrate support mounted in the reactor.
FIG. 5b depicts an alternate embodiment of the substrate support, partially broken away, mounted in the reactor in accordance with the invention.
FIG. 6 is a cross-sectional view of the reactor of the invention and illustrates the flow of gases within the system in response to the on-axis placement of the pump.
FIG. 7 is an enlarged side elevated view showing the substrate support, partially broken away, mounted in the reactor in accordance with the invention.
FIG. 8 is a simplified block diagram illustrating a PECVD system with a plurality of reactors in accordance with an alternative embodiment of the invention.
FIG. 9 illustrates sputter rate as a function of substrate support bias power.
FIGS. 10a and 10 b are cross-sectional views of surface topography of semiconductor wafers processed in the reactor of the invention.
FIG. 11 illustrates the deposition rate per silane flow as a function of the applied r.f. bias.
Turning to the drawings, wherein like components are designated by like reference numbers in the figures, FIGS. 1 and 2 represent one embodiment of the reactor in accordance with this invention. FIG. 1 illustrates an assembly view of the invention wherein reactor 10 generally comprises a plasma assembly 11 and a process chamber 16. The plasma assembly 11 which includes a plasma generating source 12, the interior of such source 12 forms a plasma chamber 18, and a first gas injection manifold 15 forms the top of the chamber. The first manifold 15 conveys at least one gaseous chemical to plasma chamber 18. The plasma assembly 11 is operatively attached to process chamber 16. Process chamber 16 generally includes a second gas injection manifold 17, which is mounted to process chamber 16, for receiving at least a second gaseous chemical via gas delivery lines (not shown). Preferably, the gas injection manifold 17 is mounted near the top of chamber 16 with an outer peripheral surface being mounted along the wall of process chamber 16, thus forming a continuous ring. Further, positioned within chamber 16 is a horizontal wafer support 20 (often referred to as a “chuck”) for supporting a wafer 24. Preferably, wafer support 20 is attached to chamber 16 by arm member 21 such that the wafer support 20 is suspended within the process chamber 16. A wafer 24 is placed on the wafer support 20 whereby the surface of the wafer 24 is facing upwards. The wafer support 20 may be biased by applying r.f. energy from generator 23 via matching network 22.
A vacuum system is provided for exhausting the reactor 10. A vacuum pump 26 is operatively coupled to the process chamber 16, by port 25. Preferably, vacuum pump 26 is substantially axially aligned with the process chamber 16 (referred to as an “on-axis pump”) which provides improved flow control of the gases and plasma within the reactor 10. As discussed in detail below, the suspended wafer support 20 and the on-axis pumping form a unique gas distribution system which is designed to provide symmetrical flow of gases within the reactor 10, and particularly to promote uniform deposition and/or etching across the wafer 24.
The inventive reactor is adapted for performing various processing operations including deposition, film etchback, reactor self-clean and simultaneous etch and deposition steps. In an exemplary embodiment of the deposition operation, silane and a mixture of oxygen and argon are conveyed into the process chamber 16 via second gas injection manifold 17. During the deposition operation, the first gas injection manifold may be inoperative, and in this configuration, oxygen and argon molecules migrate into the plasma chamber 18 from the process chamber 16 where they are originally injected, and are ionized in plasma chamber 18. Alternatively, the first gas injection manifold 15 may be operative whereby argon and oxygen are conveyed into the plasma chamber via first gas manifold 15. Furthermore in yet another embodiment, oxygen and argon are conveyed through both the first gas injection manifold 15 and the second gas injection manifold 17.
During a reactor self-clean operation, a chemical such as CF4, C2F4 or NH3 is injected into the plasma chamber via first gas injection manifold 15, whereby the gases are ionized and then flow through the reactor 10 to remove unwanted deposits on the surfaces of the chambers 16 and 18 and associated components. Alternatively, the cleaning chemicals may be injected into the reactor via second gas injection manifold 17, or conveyed by both the first gas injection manifold 15 and the second gas injection manifold 17. Moreover, the reactor is adapted for application of an r.f. and dc bias induced at the wafer support for inducing a film etch-back operation and for simultaneous etch/deposit operation. The reactor and methods are described in further detail below.
B. Plasma Chamber
The plasma assembly 11 can be appreciated in further detail with reference to FIG. 2. Plasma assembly 11 includes a source of electromagnetic energy 12, commonly referred to as a “plasma source” for generating a plasma within the plasma chamber 18. Preferably the plasma source 12 is of the type classified in the art as inductively coupled plasma (ICP). In the preferred embodiment as shown in FIG. 2, the plasma source 12 is cylindrical and includes a helical coil 13 made of metal and a slotted electrostatic shield 19 made of a nonmagnetic material, said shield 19 being generally disposed within the coil 13. The coil 13 and shield 19 are housed within an enclosure having an inner 27 and outer 28 wall. Preferably, the inner wall 27 is made of a low loss insulating material, such as quartz or ceramic, and the outer wall may be comprised of a metal. Plasma is generated in the plasma chamber 18 formed within the plasma source 12. This preferred embodiment of plasma source 12 is more fully described in U.S. Pat. No. 5,234,529 which is incorporated herein by reference.
A plurality of longitudinally extending and circumferentially spaced slits 33 are formed in the shield 19. The shield 19 is used to decouple capacitive electric fields. The shield 19 reduces the capacitive coupling between the coil 13 and the plasma chamber 18 where the plasma is generated. In one embodiment, the plasma source 12 and shield 19 attempts to fully shield all capacitive components. Preferably, the shield is grounded. Capacitively coupled fields couple very efficiently with the plasma, and produce large and generally uncontrollable r.f. plasma potentials. Such a plasma is referred to as a “hot plasma.” The hot plasma comprises very high plasma particulate energies, particularly high electron temperatures (Tc). The resulting high plasma potential damages the reactor by the attack of high energy particles at the chamber walls and other components of the reactor. This reduces the life of the reactor and creates metal particulate contamination which often ends up in the deposited film, thereby destroying the wafer. Moreover, the high plasma potential may adversely affect the wafer being processed. By employing the shield 19, the capacitive coupling is reduced to a desired amount, and by varying the slot openings 33 in the shield 19, the amount of capacitive coupling can be varied depending upon the application. For example, during a clean operation where the reactor 10 is cleaned to remove unwanted deposition of material on the surfaces of the reactor 10, greater capacitive coupling may be employed thereby creating a higher energy plasma to promote rapid cleaning.
To generate the plasma, according to one embodiment of the invention, at least one gas is delivered to the plasma chamber 18 by first gas injection manifold 15. The r.f. energy 14 is directed into plasma source 12 through coils 13 arranged around plasma chamber 18 which excites the gases in the plasma chamber 18 into a plasma state. In a plasma state a large percentage of the gaseous molecules introduced are dissociated to form reactive species, including ionized atoms. Preferably, an ion density of greater than 1011 ions/cm3 is achieved, and is referred to as a high density plasma (HDP). It is preferred that the frequency of the r.f. energy be 13.56 MHz, a commercial standard frequency. Generator 14 typically operates at a standard 50 ohm impedance, and matching network 14 a, well known in the art, allows efficient coupling of the r.f. energy into the plasma source 12. Alternatively, gas is conveyed into the process chamber 16 via second gas injection manifold 17, whereby the gas migrated into the plasma chamber 18 and is excited into a plasma state as described directly above.
Referring again to FIG. 2, the first gas manifold 15 is illustrated as assembled on the plasma assembly. Further detail is appreciated with reference to FIG. 3a, which depicts a cross-sectional view of said manifold 15. In this embodiment, first gas manifold 15 is substantially circular and is attached to the inner periphery surface of the plasma source assembly 12. The manifold 15 includes a plurality of gas inlet passages 32 a and 32 b formed in the manifold base 30. For delivery of gaseous chemicals to the manifold 15, gas delivery lines (not shown) are connected to each of the gas inlet passages vias gas feed connectors 31 a and 31 b. In this embodiment two gas inlet passages are shown, however additional gas inlet passages, or only one gas inlet passage may be used.
The gas inlet passages 32 a and 32 b individually lead to concentric circumferentially extending plenums 34 a and 34 b. The plenums extend through the manifold base 30 and are enclosed by plate 37 mounted to manifold base 30. Disposed within each plenum 34 a and 34 b is a plurality of holes 36, drilled in the cover plate 37 and extending the circumference of each plenum. In one embodiment, the plurality of holes 36 are generally disposed at the bottom of each plenum 34 a and 34 b and extend vertically through the cover plate 37. Alternatively, the holes 36 may be drilled at an angle through said cover plate 37. The configuration of the holes 36 are selected to provide optimum gas injection to plasma chamber 18 and the number, size, shape and spacing of the holes may vary. Moreover, concentric hole arrays may be drilled in cover plate 37 and extending the circumference of each plenum.
FIG. 3b illustrates a bottom plan view of first gas injection manifold 15. As shown in the present embodiment, the holes 36 generally form concentric circles in the bottom of first gas injection manifold 15. Preferably, the plurality of holes associated with the inner plenum 34 b comprises five, and the plurality of holes associated with the outer plenum 34 a comprises ten. FIG. 3c is an enlarged view showing the preferred shape of hole 36.
Thus, in the present embodiment, gas delivery lines convey gaseous chemicals to the manifold 15 via two gas feed connectors 31 a and 31 b. Each gas is discretely conveyed through the manifold 15 by passages 32 a and 32 b, to circular plenums 34 a and 34 b, whereby the gases exit the manifold 15 through a plurality of holes 36 associated with each plenum, into the plasma chamber 18.
The first gas manifold 15 employs a cooling system for cooling the manifold 15 during operation of the reactor 10. A cooling medium such as water is circulated through the manifold 15 to provide substantially uniform cooling. Maintaining uniform temperature during operation is important, as the reaction taking place at the surface of the wafer 24 is temperature dependent. Moreover, failure to maintain constant temperature may lead to flaking of deposits on the chamber walls and associated components, thereby creating particulates in the system.
In the present embodiment, the cooling medium is delivered through cooling feed connector 38 to a plurality of channels 42. The channels 42 extend through the manifold and are enclosed by a cover plate 43 mounted to the manifold base 30. The channels 42 extend across the manifold base 30 as shown in FIG. 3b. In modifications to the invention, the cooling system may be configured differently.
A sight glass 39 is suitably disposed in the center of the gas injection manifold 15 for providing an optical interface to view the plasma discharge. Preferably, the sight glass is circular and is made of sapphire, which resists attack from the plasma and chemicals. Furthermore, sight glass 39 allows line-of-sight access to the wafer plane to allow remote diagnostics to be employed such as a laser interferometer (visible) to observe film growth, and a laser interferometer (IR) to observe wafer temperature.
Preferably, the manifold 15 has a substantially smooth, planar surface for minimizing the depositing of particulate thereon. In this embodiment the manifold 15 is made from aluminum and has a near polished surface finish.
C. Process Chamber
In order to process semiconductor wafers and other ICs, the reactor 10 includes a process chamber 16 which is attached to and communicates with plasma assembly 11. Referring again to FIGS. 1 and 2, the internal structure of the process chamber 16 is illustrated in further detail. Preferably, the process chamber 16 is cylindrical and is made of a material such as aluminum. The process chamber 16 preferably includes means for a circulating a cooling medium, such as water, such means formed within the process chamber 16 walls, or alternatively disposed on the outside of process chamber 16, in order to maintain the process chamber 16 at a constant temperature. A second gas injection manifold 17 is disposed within the process chamber 16 and generally extends along the surface of the chamber, forming a ring. Also positioned within the process chamber 16 is wafer support 20 which supports a wafer 24 to be processed. Preferably the wafer support 20 is substantially aligned with the axis of the process chamber 16, and thus, second gas manifold 17 encircles the wafer support 20. A valve (not shown), such as a gate valve, is disposed in a side wall of the process chamber 16 to allow access to the interior of the chamber 16 for transporting the wafer 24 to and from the wafer support 20. Positioned beneath the wafer support 20 and substantially axially aligned with the axis of the process chamber 16 is a pump 26 and isolation valve 25.
The second gas injection manifold 17 is shown more particularly in FIG. 4. Second gas injection manifold 17 is described in further detail in co-pending application, Ser. No. 08/499,861 Flehr, Hohbach, Test et al., Docket No. A-62196, which is incorporated by reference herein. Generally, the manifold 17 includes a plenum body 40 mountable to the process chamber 16, a replaceable nozzle structure 70 removably mounted to the plenum body 40 and at least one plenum formed for receiving a gaseous chemical. The plenum body is formed with at least one conduit which is coupled to the plenum for conveying the gaseous chemical to the plenum. The nozzle structure 70 has a plurality of nozzles 44 a and 44 b coupled to the plenum and configured for injecting the gaseous substance from the plenum to the chamber. In the present embodiment, the first gas manifold 17 has an annular configuration with an outer peripheral surface being mounted to the process chamber 16 wall; however, other configurations are within the scope of the invention.
As shown in FIG. 4, the preferred embodiment of the manifold 17, the plenum body 40 has two parallel, circumferentially extending channels 46 and 48 formed in the plenum body 40. The channels 46 and 48 partially define a pair of plenums for discretely receiving the gaseous chemicals employed in the processing of the wafer. Channels 46 and 48 are each connected to a gas source 50 and 52 (not shown) through conduits 54 and 56 via supply lines 58 and 60(not shown). Supply lines 58 and 60 extend vertically to intersect the conduits 54 and 56, and is referred to as “bottom feed” of the gases. In an alternative embodiment, the supply lines 58 and 60 may be configured to extend horizontally through the process chamber 16 wall, as a “side feed.”
Preferably, a baffle 62 formed with a plurality of openings (not shown) is mounted in each channel 46 and 48 as is known in the art. Baffles 62 interrupt the flow of gas from the conduits 54 and 56 to the nozzles 44 a and 44 b adjacent the nozzles to diffuse the gas and more uniformly distribute the flow of the gas around the circumference of the plenum body 40. The configuration of the baffles 62 is selected to provide optimum distribution of the gases and is subject to considerable variation. Moreover, the baffles 62 may be omitted if desired.
The nozzle structure 70 is removably mounted to the plenum body 40, covering the channels 46 and 48 enclosing the plenums. The nozzle structure 70 includes a plurality of first nozzles 44 a substantially aligned with the channel 46 and a plurality of second nozzles 44 b aligned with the channel 48 for injecting the gaseous substances retained in the plenums into the process chamber 16. The size, shape, spacing, angle and orientation of the nozzles may vary considerably. The nozzles 44 a and 44 b are preferably configured to provide the layers formed on the surface of wafer 24 with a substantially flat profile. Plenum body 40 and nozzle structure 70 include mating surfaces 80 and 81 which are formed to maximize the surface contact between the plenum body 40 and the nozzle structure 70 to couple the nozzle structure to ground.
During operation of the reactor 10, and particularly during PECVD processing of the wafer 24, the nozzle structure 70 is exposed to the plasma. The gas injection manifold 17 is preferably grounded unless the nozzle structure 70 is formed of a dielectric material.
Manifold 17 is of particular advantage in high density plasma enhanced CVD processing because of the effects on the gas flow of factors such as the high density of the plasma, the low pressure of the reactor 10 of less than 3-4 mTorr, as compared to more than 100 mTorr for conventional plasma enhanced systems, and the relatively high electron temperature Tc. Because of the lower chamber pressure, the mean free path is large and causes quick dispersion of the gaseous chemical away from the injection point (i.e. the outlet of second gas injection manifold 17), thus the close proximity of the manifold 17 to the surface of the wafer 24 allows the efficient use of chemicals and promotes a uniform gas distribution across the wafer plane.
As mentioned above, for securing the wafer 24 during processing, a wafer support 20 is provided in process chamber 16. The wafer support 20 is generally described below; however, further detail is provided in co-pending application, Ser. No. 08/500,480, Flehr, Hohbach, Test et al., Docket No. A-62195 which incorporated by reference herein. Referring to FIGS. 2, 5 b and 7, the wafer support 20 generally includes a support body 50 having a support surface 52 for retaining a wafer 24, a voltage source 74 coupled to the support body for electrostatically coupling the wafer to the support surface, and a cooling system 78 for cooling the wafer. The cooling system includes a plurality of gas distribution grooves (not shown) formed in the support surface 52 for uniformly distributing a gaseous substance between the wafer 24 and the support surface 52. The cooling system includes a restriction mechanism (not shown) in the conduit between the gas source and the gas distribution grooves to substantially prevent catastrophic separation of the wafer 24 from the support surface 52 in the event a portion of the wafer becomes separated from the support surface 52. At least one arm member 21 extending from the support body 50 is mountable to the process chamber 16 with the support body 50 and the arm member 21 being separated from the bottom of the process chamber 16. Referring to FIG. 7, in the present embodiment the arm member 21 is mounted to a carriage assembly 86 and 88, which in turn is releasably secured by plate 29 to the process chamber 16.
The wafer 24 is lowered onto and raised from the support surface 52 by a lifting assembly (not shown). The lifting assembly includes a plurality of lifting pins 84 which extend through apertures formed in the support surface 52 and an electrode assembly (not shown). The lifting pins 84 are movably between an extended position whereby the pins retain the wafer 24 above the support surface 52, and a retracted position.
The wafer support 20 employs a cooling system for cooling the wafer during processing. A gaseous substance such as helium, argon, oxygen, hydrogen and the like, is distributed between the support surface 52 and the wafer 24 to provide substantially uniform cooling across the entire wafer 24. Maintaining the entire wafer at a uniform temperature during processing significantly improves the uniformity of the layers formed on the wafer surface.
In the present embodiment, the wafer support 20 is particularly adapted for use with PECVD processing. The electrode assembly (not shown) includes means for applying an r.f. bias to the support body 50. Electrode assembly includes a pair of electrical connectors (not shown) which couple inner and outer electrodes and, respectively, to an r.f. source 23 and a matching network 22. Applying an r.f. bias to the support surface 52 increases the floating potential of the plasma in the localized area of the support surface 52. The self-bias induced by applying the r.f. bias to the support surface 52 accelerates ions diffusing into the plasma sheath in the region of the wafer support 20 and towards the wafer 24. This enhances sputter etching which is desirable in the formation of void-free layers of material on the surface of the wafer 24.
The frequency of the r.f. bias applied to the wafer support 20 is within the range of 1-60 MHz. Preferably, the r.f. frequency of the plasma source 12 is different from that of the wafer support 20 to minimize frequency beating. Preferably, the frequency of r.f. applied to the wafer support 20 is approximately 3.39 MHz, and the plasma source 12 operates at approximately 13.56 MHz.
During processing, the wafer 24 is positioned on the support surface 52, and particularly placed on lifter pins 54, by a transport device known in the art (not shown). DC voltage is applied to the at least one electrode of the wafer support 20, to electrostatically attract and securely retain the wafer to the support surface 52. After processing the wafer 24, the electrode is substantially grounded in order to sufficiently deactivate the electrostatic charge for release of the wafer 24 from the support surface 52. Preferably, the support body 50 includes two electrodes whereby positive voltage is applied to one electrode, and negative voltage is applied to the other electrode. After the wafer 24 is removed from the process chamber 16, preferably the polarity of the electrodes is reversed for the next wafer.
The unique mounting of the wafer support 20 in the process chamber 16 is of particular advantage in processing the wafer 24 substantially due to the promotion of symmetrical gas flow. Referring again to FIG. 2, at least one arm member 21 mounts the wafer support 20 to the process chamber 16 such that the wafer support 20 is suspended with the process chamber 16. Suspending the wafer support 20 such that it is removed from the bottom of the process chamber 16, unlike prior art systems, offers improved flow control during processing and increased flexibility in the design of the overall reactor 10. In the preferred embodiment, the vacuum system pump 26 is substantially axially aligned with the process chamber 16, minimizing the footprint of the reactor 10 and improving the effectiveness of the pump during operation.
Turning to FIGS. 5a and 5 b, two embodiments of the wafer support 20 mounted in the process chamber 16 are shown. Preferably, two arm members 21 a and 21 b extending toward one wall of the process chamber 16 are employed as depicted in FIG. 5b; however, it is to be understood that the number of arm members 21, and their position where attached to the process chamber 16, may vary.
Arm members 21 a and 21 b are each formed with a longitudinally extending bore 60 as illustrated in FIG. 5b. The bore of one arm member 21 a provides a conduit from the support body 50 for the electrical connectors 62 and 64 which couple the electrodes of the wafer support 20 to the voltage source 74. Further, electrical connectors 66 and 68 couple the r.f. source 23 to the electrodes. The gas source 76 and the fluid source 78 for the electrodes assembly are connected to the support body 50 through conduits 72 and 73, respectively, which extend through the bore 60 of arm member 21 b. Alternatively, FIG. 5a illustrates the use of one arm member 21 mounted to process chamber wall 16 whereby the fluid source 78, gas source 76, dc and r.f. sources 74 and 23 and their respective connections extend through the bore of arm member 21 to the wafer support 20.
Operatively attached to the process chamber 16 is a vacuum system for exhausting the reactor 10. Referring again to FIG. 1, the vacuum an opening 27, a pump 26 and preferably a vacuum isolation valve 25 positioned beneath wafer support 20 and the bottom of the process chamber 16. Preferably, the pump 26 and valve 25 are mounted substantially axially aligned with the process chamber 16. Such inventive “on-axis” pumping is of particular advantage, and promotes symmetrical flow of gases within the reactor 10. Pump 26 and valve 25 preferably are a turbo pump and a gate valve, respectively, as known in the art.
A particular advantage of the invention is the symmetrical flow of the gases within the reactor provided by the inventive design, and the corresponding reduction of interference with the symmetry of the pump flow in the region proximate the wafer 24. Referring to FIG. 6, the symmetrical flow within the reactor 10 is represented by flow lines.
According to the inventive reactor described herein, the placement of the side mounted substrate support 20 and the on-axis pumping form a unique gas distribution system that is designed to provide symmetrical flow of gases within the reactor 10, and particularly to promote uniform deposition and/or etching across the wafer 24.
FIG. 8 depicts an alternative embodiment of the invention, wherein a plurality of reactors 10 a-d are connected by a common transport module 75 known in the art, for processing a plurality of wafers. Each reactor 10 a, 10 b, 10 c and 10 d may perform a separate processing step, or the same processing step may be performed in each reactor.
D. Operation of the Reactor
To promote extension of the plasma into the process chamber 16, the inventive reactor induces a potential gradient causing diffusion of the plasma. Plasma is generated close to coil 13 and will diffuses out in any direction. Referring again to FIG. 3a, first gas injection manifold has a surface 41 which acts to reference the plasma to a voltage potential. To direct the plasma, first gas injection manifold 15 preferably is grounded which induces the plasma to generate a slight positive charge at the surface 41 of the manifold 15 (i.e. the plasma potential). Alternatively, first gas injection manifold 15 may be held at some potential, instead of ground. Thus, the plasma is referenced to a particular potential in the localized area of the surface 41. The plasma extends into the plasma chamber 16, and ambipolar diffusion of the plasma will replenish any loss of charged particles in the process chamber 16, providing for a steady supply of charged particles in the region where chemistry is taking place, i.e. at the wafer support 20. Moreover, the plasma generated is a “cold plasma,” i.e. the plasma potential is low. Thus the potential at the walls is very low, so the plasma is less likely to erode the walls of the chamber which minimizes metal contamination. Plasma is cold substantially due to the electrostatic shield 19 which forces the primary ionization mechanism to be inductive.
Upon application of r.f. bias, a self bias is induced at the wafer support 20 and wafer 24. Control of the self bias may be effected by considering the ratio of the area of the bias r.f. current return path and the area of the wafer. In one embodiment during the deposition operation, the self bias accelerates ions from the plasma sheath in the reactor to the surface of the wafer 24. The ions sputter etch the layer of material as it is deposited thereby enhancing deposition of a void-free, dense good quality film. The r.f. bias applied to the wafer support may range from 75 to 400 volts, and preferably is approximately 300 volts for an r.f. bias power of 1700 Watts.
It is desirable to choose the bias frequency such that it minimizes interference with the frequency of the plasma source 12 (i.e. intermodulation), and yet is sufficiently high in frequency as to allow for the induction of the dc self bias at the wafer and to achieve such bias without excessive power requirements. Generally, lower frequencies generate larger induced voltages at the cost of ripple on top of the induced voltage. The sputter etch rate at the wafer 24 surface is proportional to the induced bias. An acceptable compromise if found at frequencies greater than 2 MHz and less than or equal to 13.56 MHz. The preferred embodiment employs a r.f. bias frequency applied to the wafer support 20 of 3.39 MHz; whose first harmonic coincides with a Federal Communications Commission (FCC) 6.78 ISM frequency (which stands for the Instruments, Scientific and Medical frequency band), and is sufficiently different from the rf plasma source 12 frequency to prevent intermodulation thereby minimizing control system instabilities.
The dependency of the sputter etch rate on the bias frequency is illustrated in FIG. 9. A wafer 24 with a layer of oxide is placed on the wafer support 20. The reactor 10 pressure is approximately 1.8 mTorr, and argon gas at approximately 100 sccm is injected into the process chamber 16. Two different bias frequencies, 3.39 MHz and 13.56 MHz, are applied, and the sputter etch rate is plotted as a function of bias power applied to the wafer support 20 for the two frequencies.
Circulating r.f. energy fields are present in the reactor 10, and are of a particular concern when proximate to the wafer 24 in the process chamber 16. One particular advantage of the invention is the function of the second gas injection manifold 17 as a r.f. current return path for the r.f. currents generated by biasing the wafer support with r.f. energy. A substantial amount of the circulating r.f. currents find a return path through the manifold 17. Referring again to FIG. 4, the second gas injection manifold 17 is well grounded through mating surfaces 80 and 81 which are preferably plated with a suitable material such as nickel to enhance the metal surface-to-surface contact between the plenum body 40 and the nozzle section 70. The interfacing surfaces of the metal are designed to promote low impedance contact and employs a special gasket material such as a spiral shield known in the art. The manifold 17 is coupled to ground and the mating surfaces 80 and 81 provide the return path for the r.f. energy generated when an r.f. bias is applied to the wafer support 20. The r.f. currents travel along surfaces, not through the bulk of the metal; accordingly, the gasket material is placed close to the metal interfaces. Moreover, the placement of manifold 17 within the process chamber 16 is important; the manifold 17 is placed in close proximity to the wafer support 20 as compared to the proximity of the plasma source 12 and first gas injection manifold 15 to the wafer support 20. The circulating r.f. currents generally encounter the second gas injection manifold 17 and are removed before encountering the other components. In the event the r.f. currents were to return through the plasma source 12, unlike in the present invention, the resonance in the plasma source 12 could be adversely affected. Also, as described above, the frequencies are sufficiently different to prevent such occurrences.
The reactor 10 of the invention is particularly suitable for providing stable, substantially repeatable operation by providing isolation of the r.f. currents and plasma potential of the source 12 and first manifold 15, from the wafer support 20. Such isolation allows the plasma potential at the surface 41 of the first gas manifold 15 to be well defined and maintained. Without a well defined plasma potential, the system may differ from day to day depending upon the amount of plasma contact with the surface 41 of the first gas manifold 15, causing the system to drift and adversely effect the repeatability of the deposition process. It is important to note that the mechanical configuration of the second gas manifold 17 may vary considerably while achieving the same r.f. return function as described above, and that all such mechanical variations are within the scope of the invention.
As mentioned above a particular advantage of the invention is the symmetrical flow of the gases within the reactor provided by the inventive design and the on-axis pump in particular, which corresponds to a reduction of interference with the symmetry of the pump flow in the region proximate the wafer 24. Referring again to FIG. 6, the symmetrical flow within the reactor 10 is represented by flow lines, and shows desirable uniform radial flow at the wafer plane. At low pressures the mean free path of the gas is relatively long, providing fewer collisions between molecules. It is desirable for the gas density to be highly uniform in the area proximate to the wafer. This is enhanced by the reactor by providing equal effective pumping speed around the wafer plane at the wafer support 20. Equal effective pumping speed is accomplished by axially aligning the wafer and the pump with the process chamber, so that the geometric orientation (the spacing between the opening of the vacuum system and the wafer support and the size of the opening) promotes equal-distance flow around the wafer. Thus, the flow of gas is symmetrical across the wafer which enhances uniform processing of the wafer. Moreover, during the reactor self-clean operation, gases are preferably injected through first gas injection manifold 15 and having the pump along the axis of symmetry enhances uniform gas flow, and thus cleaning action, throughout the reactor 10.
The inventive reactor 10 design promotes deposition of uniform films as illustrated by FIGS. 10a and 10 b. A wafer 24 is provided having a substrate 83 with a plurality of device features 85 a-c formed thereon. The gap spacing between device features 85 a and 85 b is 0.25 microns, and the gap spacing between device features 85 a and 85 c is 0.30 microns. The aspect ratio is 2.5:1. An oxide layer 82 is deposited on device features 85 and substrate 83 in the reactor of this invention. As shown the reactor 10 and method successfully deposit void-free layers filling the 0.25 and 0.30 micron gaps with excellent step coverage.
Referring to FIG. 11, the deposition rate as a function of r.f. bias applied to the wafer support in the invention is illustrated. The deposition rate is normalized and is represented as: the deposition rate per silane flow (in angstroms per minute per sccm) which is then plotted as a function of r.f. bias power (watts) applied to the wafer support.
The foregoing description of specific embodiments of the invention have been presented for the purpose of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications, embodiments, and variations are possible in light of the above teaching. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.
|Brevet cité||Date de dépôt||Date de publication||Déposant||Titre|
|US3656454||23 nov. 1970||18 avr. 1972||Air Reduction||Vacuum coating apparatus|
|US4512283||4 nov. 1983||23 avr. 1985||Texas Instruments Incorporated||Plasma reactor sidewall shield|
|US4558388||2 nov. 1983||10 déc. 1985||Varian Associates, Inc.||Substrate and substrate holder|
|US4565601||28 nov. 1984||21 janv. 1986||Hitachi, Ltd.||Method and apparatus for controlling sample temperature|
|US4724621||17 avr. 1986||16 févr. 1988||Varian Associates, Inc.||Wafer processing chuck using slanted clamping pins|
|US4771730||9 sept. 1987||20 sept. 1988||Kabushiki Kaisha Tokuda Seisakusho||Vacuum processing apparatus wherein temperature can be controlled|
|US4795529||19 oct. 1987||3 janv. 1989||Hitachi, Ltd.||Plasma treating method and apparatus therefor|
|US4798165||25 janv. 1988||17 janv. 1989||Epsilon||Apparatus for chemical vapor deposition using an axially symmetric gas flow|
|US4828369||27 mai 1987||9 mai 1989||Minolta Camera Kabushiki Kaisha||Electrochromic device|
|US4848273||1 sept. 1987||18 juil. 1989||Nippon Telegraph & Telephone Corporation||Epitaxial growth method and apparatus therefor|
|US4876983||19 janv. 1988||31 oct. 1989||Hitachi, Ltd.||Plasma operation apparatus|
|US4918031||28 déc. 1988||17 avr. 1990||American Telephone And Telegraph Company,At&T Bell Laboratories||Processes depending on plasma generation using a helical resonator|
|US4949671||21 déc. 1988||21 août 1990||Texas Instruments Incorporated||Processing apparatus and method|
|US4960488||19 déc. 1989||2 oct. 1990||Applied Materials, Inc.||Reactor chamber self-cleaning process|
|US4975252||26 mai 1989||4 déc. 1990||Junichi Nishizawa||Semiconductor crystal growth apparatus|
|US4986890||24 avr. 1990||22 janv. 1991||Hitachi, Ltd.||Thin film deposition system|
|US4990229||13 juin 1989||5 févr. 1991||Plasma & Materials Technologies, Inc.||High density plasma deposition and etching apparatus|
|US5000113||19 déc. 1986||19 mars 1991||Applied Materials, Inc.||Thermal CVD/PECVD reactor and use for thermal chemical vapor deposition of silicon dioxide and in-situ multi-step planarized process|
|US5091049||29 juin 1990||25 févr. 1992||Plasma & Materials Technologies, Inc.||High density plasma deposition and etching apparatus|
|US5105761||15 oct. 1990||21 avr. 1992||Commissariat A L'energie Atomique||Diffusion plasma-assisted chemical treatment apparatus|
|US5122251||4 févr. 1991||16 juin 1992||Plasma & Materials Technologies, Inc.||High density plasma deposition and etching apparatus|
|US5124014||11 avr. 1991||23 juin 1992||At&T Bell Laboratories||Method of forming oxide layers by bias ECR plasma deposition|
|US5200232||11 déc. 1990||6 avr. 1993||Lam Research Corporation||Reaction chamber design and method to minimize particle generation in chemical vapor deposition reactors|
|US5223457||11 oct. 1991||29 juin 1993||Applied Materials, Inc.||High-frequency semiconductor wafer processing method using a negative self-bias|
|US5234529||10 oct. 1991||10 août 1993||Johnson Wayne L||Plasma generating apparatus employing capacitive shielding and process for using such apparatus|
|US5310452||20 juil. 1992||10 mai 1994||Fujitsu Limited||Plasma process apparatus and plasma processing method|
|US5314845||2 févr. 1990||24 mai 1994||Applied Materials, Inc.||Two step process for forming void-free oxide layer over stepped surface of semiconductor wafer|
|US5330610||28 mai 1993||19 juil. 1994||Martin Marietta Energy Systems, Inc.||Method of digital epilaxy by externally controlled closed-loop feedback|
|US5376628||9 mars 1992||27 déc. 1994||Anelva Corporation||Method of improving or producing oxide superconductor|
|US5378311||24 nov. 1993||3 janv. 1995||Sony Corporation||Method of producing semiconductor device|
|US5389154||24 juin 1993||14 févr. 1995||Nippon Telegraph And Telephone||Plasma processing apparatus|
|US5449432||25 oct. 1993||12 sept. 1995||Applied Materials, Inc.||Method of treating a workpiece with a plasma and processing reactor having plasma igniter and inductive coupler for semiconductor fabrication|
|US5522937||3 mai 1994||4 juin 1996||Applied Materials, Inc.||Welded susceptor assembly|
|US5525159||16 déc. 1994||11 juin 1996||Tokyo Electron Limited||Plasma process apparatus|
|US5534231||17 janv. 1995||9 juil. 1996||Mattson Technology, Inc.||Low frequency inductive RF plasma reactor|
|US5537004||29 avr. 1994||16 juil. 1996||Tokyo Electron Limited||Low frequency electron cyclotron resonance plasma processor|
|US5540800||23 juin 1994||30 juil. 1996||Applied Materials, Inc.||Inductively coupled high density plasma reactor for plasma assisted materials processing|
|US5545591||6 nov. 1995||13 août 1996||Nec Corporation||Method for forming an aluminum film used as an interconnect in a semiconductor device|
|US5554223||4 mars 1994||10 sept. 1996||Tokyo Electron Limited||Plasma processing apparatus with a rotating electromagnetic field|
|US5556501||1 avr. 1993||17 sept. 1996||Applied Materials, Inc.||Silicon scavenger in an inductively coupled RF plasma reactor|
|US5587344||26 avr. 1995||24 déc. 1996||Nec Corporation||Method for fabricating an oxynitride film for use in a semiconductor device|
|US5597439||26 oct. 1994||28 janv. 1997||Applied Materials, Inc.||Process gas inlet and distribution passages|
|US5614055||27 août 1993||25 mars 1997||Applied Materials, Inc.||High density plasma CVD and etching reactor|
|US5618382||25 juin 1993||8 avr. 1997||Applied Materials, Inc.||High-frequency semiconductor wafer processing apparatus and method|
|US5626679||25 janv. 1995||6 mai 1997||Fuji Electric Co., Ltd.||Method and apparatus for preparing a silicon oxide film|
|US5681418||30 août 1995||28 oct. 1997||Fujitsu Limited||Plasma processing with inductive coupling|
|US5707692||11 oct. 1994||13 janv. 1998||Canon Kabushiki Kaisha||Apparatus and method for processing a base substance using plasma and a magnetic field|
|US5792272||12 août 1997||11 août 1998||Watkins-Johnson Company||Plasma enhanced chemical processing reactor and method|
|JPH0376112A||Titre non disponible|
|JPH01276736A||Titre non disponible|
|JPH02271626A||Titre non disponible|
|JPH06280000A||Titre non disponible|
|JPS59186955A||Titre non disponible|
|JPS63292625A||Titre non disponible|
|1||C.S. Pai et al, Electron Cyclotron Resonance Microwave Discharge for Oxide Deposition Using Tetraethoxysilane, J. Electrochem. Soc., vol.139, No. 3 (Mar. 1992), PP. 850-856.|
|2||Giroult-Matlakowski et al., "Deposition of silicon dioxide films using the helicon diffusion reactor for integrated optics applications", Journal of Vacuum Science& Technology A, vol. 12, No. 5, Sep./Oct. 1994, pp. 2754-2761.|
|3||T. Fukuda et al, High Quality High Rate SiO2 and SiN Room Temperature Formation by Utilizing High Excited Ions. IEEE, pp. 11.1.1-11.1.4 (1992).|
|Brevet citant||Date de dépôt||Date de publication||Déposant||Titre|
|US6375750 *||18 mai 2000||23 avr. 2002||Applied Materials, Inc.||Plasma enhanced chemical processing reactor and method|
|US6758911 *||8 juil. 2002||6 juil. 2004||Micron Technology, Inc.||Apparatus and process of improving atomic layer deposition chamber performance|
|US6808567 *||11 août 2003||26 oct. 2004||Tokyo Electron Limited||Gas treatment apparatus|
|US7780791 *||30 juin 2004||24 août 2010||Lam Research Corporation||Apparatus for an optimized plasma chamber top piece|
|US7887669 *||7 mars 2007||15 févr. 2011||Hitachi High-Technologies Corporation||Vacuum processing apparatus|
|US8097120 *||21 févr. 2006||17 janv. 2012||Lam Research Corporation||Process tuning gas injection from the substrate edge|
|US8222822||17 juil. 2012||Tyco Healthcare Group Lp||Inductively-coupled plasma device|
|US8277561||23 oct. 2008||2 oct. 2012||Samsung Electronics Co., Ltd.||Chemical vapor deposition apparatus|
|US8298338||30 oct. 2012||Samsung Electronics Co., Ltd.||Chemical vapor deposition apparatus|
|US8361274 *||29 janv. 2013||Samsung Electronics Co., Ltd||Etching apparatus and etching method|
|US8540843||23 août 2010||24 sept. 2013||Lam Research Corporation||Plasma chamber top piece assembly|
|US8575843||29 mai 2009||5 nov. 2013||Colorado State University Research Foundation||System, method and apparatus for generating plasma|
|US8778079 *||9 oct. 2008||15 juil. 2014||Valence Process Equipment, Inc.||Chemical vapor deposition reactor|
|US8815047 *||20 oct. 2008||26 août 2014||Dms Co., Ltd.||Plasma chemical reactor|
|US8878434||2 juil. 2012||4 nov. 2014||Covidien Lp||Inductively-coupled plasma device|
|US8994270||27 sept. 2010||31 mars 2015||Colorado State University Research Foundation||System and methods for plasma application|
|US9028656||31 mars 2010||12 mai 2015||Colorado State University Research Foundation||Liquid-gas interface plasma device|
|US9076634||10 sept. 2010||7 juil. 2015||Lam Research Corporation||Replaceable upper chamber parts of plasma processing apparatus|
|US9272359||31 mars 2010||1 mars 2016||Colorado State University Research Foundation||Liquid-gas interface plasma device|
|US9287091||26 mars 2015||15 mars 2016||Colorado State University Research Foundation||System and methods for plasma application|
|US9288886||29 mai 2009||15 mars 2016||Colorado State University Research Foundation||Plasma-based chemical source device and method of use thereof|
|US9318349||24 juil. 2013||19 avr. 2016||Lam Research Corporation||Plasma chamber top piece assembly|
|US20020000198 *||23 juil. 2001||3 janv. 2002||Applied Materials, Inc.||The dome: shape and temperature controlled surfaces|
|US20020187280 *||21 juin 2002||12 déc. 2002||Tokyo Electron Limited||Method and system for reducing damage to substrates during plasma processing with a resonator source|
|US20030015291 *||10 juil. 2002||23 janv. 2003||Jusung Engineering Co., Ltd.||Semiconductor device fabrication apparatus having multi-hole angled gas injection system|
|US20040045184 *||11 août 2003||11 mars 2004||Tokyo Electron Limited||Gas treatment apparatus|
|US20040099378 *||17 nov. 2003||27 mai 2004||Tae-Wan Kim||Gas injection apparatus for semiconductor processing system|
|US20040144492 *||31 mai 2002||29 juil. 2004||Taro Ikeda||Plasma processing device|
|US20040231798 *||16 avr. 2004||25 nov. 2004||Applied Materials, Inc.||Gas delivery system for semiconductor processing|
|US20050150861 *||10 janv. 2005||14 juil. 2005||Kwang-Myung Lee||Etching apparatus and etching method|
|US20060000413 *||30 juin 2004||5 janv. 2006||Sharpless Leonard J||Apparatus for an optimized plasma chamber top piece|
|US20060060143 *||23 sept. 2005||23 mars 2006||Min-Woo Lee||Method and apparatus for forming a thin layer|
|US20060162656 *||30 juil. 2003||27 juil. 2006||Tokyo Electron Limited||Reduced volume, high conductance process chamber|
|US20070087296 *||16 oct. 2006||19 avr. 2007||Samsung Electronics Co., Ltd.||Gas supply device and apparatus for processing a substrate|
|US20070193688 *||21 févr. 2006||23 août 2007||Lam Research Corporation||Process tuning gas injection from the substrate edge|
|US20080110400 *||7 mars 2007||15 mai 2008||Kouhei Satou||Vacuum processing apparatus|
|US20090129997 *||20 oct. 2008||21 mai 2009||Chae Hwankook||Plasma chemical reactor|
|US20090165713 *||28 oct. 2008||2 juil. 2009||Samsung Electro-Mechanics Co, Ltd.||Chemical vapor deposition apparatus|
|US20090221149 *||28 févr. 2008||3 sept. 2009||Hammond Iv Edward P||Multiple port gas injection system utilized in a semiconductor processing system|
|US20090260569 *||22 oct. 2009||Samsung Electro-Mechanics Co., Ltd.||Chemical vapor deposition apparatus|
|US20090260572 *||3 nov. 2008||22 oct. 2009||Samsung Electro-Mechanics Co., Ltd.||Chemical vapor deposition apparatus|
|US20090314435 *||1 sept. 2009||24 déc. 2009||Tokyo Electron Limited||Plasma processing unit|
|US20100243164 *||26 mars 2010||30 sept. 2010||Lam Research Corporation||Replaceable upper chamber section of plasma processing apparatus|
|US20100319853 *||20 août 2010||23 déc. 2010||Woo-Seok Kim||Gas supply device and apparatus for processing a substrate|
|US20110056626 *||10 mars 2011||Lam Research Corporation||Replaceable upper chamber parts of plasma processing apparatus|
|US20110095689 *||27 oct. 2009||28 avr. 2011||Tyco Healthcare Group Lp||Inductively-Coupled Plasma Device|
|US20110114020 *||19 mai 2011||Gwo-Chuan Tzu||Lid assembly for a processing system to facilitate sequential deposition techniques|
|US20110120649 *||26 mai 2011||Kouhei Satou||Vacuum processing apparatus|
|US20110139751 *||29 mai 2009||16 juin 2011||Colorado State Univeristy Research Foundation||Plasma-based chemical source device and method of use thereof|
|US20110140607 *||29 mai 2009||16 juin 2011||Colorado State University Research Foundation||System, method and apparatus for generating plasma|
|US20120111271 *||10 mai 2012||Begarney Michael J||Chemical vapor deposition reactor|
|CN100401450C||14 mai 2002||9 juil. 2008||科林研发公司||Hollow anode plasma reactor and method|
|CN101150909B||22 sept. 2006||12 mai 2010||中微半导体设备(上海)有限公司||Plasm restraint device|
|EP1401013A1 *||31 mai 2002||24 mars 2004||Tokyo Electron Limited||Plasma processing device|
|WO2001046492A1 *||20 déc. 2000||28 juin 2001||Tokyo Electron Limited||Method and system for reducing damage to substrates during plasma processing with a resonator source|
|Classification aux États-Unis||118/723.00R, 156/345.29, 118/723.00I, 118/715, 156/345.48|
|Classification internationale||H01L21/316, C23C16/44, H01L21/205, C23C16/455, H01L21/302, C23C16/50, H01L21/31, H01J37/32, C23C16/507|
|Classification coopérative||H01J2237/3321, H01J37/32862, H01J37/3244, C23C16/507, H01J37/321, C23C16/455, C23C16/4405, H01J2237/3322|
|Classification européenne||H01J37/32M8D, H01J37/32O2, C23C16/455, C23C16/44A6, H01J37/32O18F2, C23C16/507|
|26 oct. 1998||AS||Assignment|
Owner name: WJ SEMICONDUCTOR EQUIPMENT GROUP, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WATKINS-JOHNSON COMPANY;REEL/FRAME:009525/0899
Effective date: 19980910
|8 avr. 1999||AS||Assignment|
Owner name: APPLIED MATERIALS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WJ SEMICONDUCTOR EQUIPMENT GROUP, INC.;REEL/FRAME:009887/0353
Effective date: 19990329
|28 mai 2002||CC||Certificate of correction|
|9 juin 2004||FPAY||Fee payment|
Year of fee payment: 4
|19 juin 2008||FPAY||Fee payment|
Year of fee payment: 8
|25 juin 2012||FPAY||Fee payment|
Year of fee payment: 12