Voltage fluctuations caused by parasitic impedances in the power supply rails of modern ICs are a major concern in nowadays ICs. The voltage fluctuations are spread out to the diverse nodes of the internal sections causing two effects: a degradation of performances mainly impacting gate delays and
a noisy contamination of the quiescent levels of the logic that drives the node. Both effects are presented together, in this
paper, showing than both are a cause of errors in modern and future digital circuits. The paper groups both error mechanisms
and shows how the global error rate is related with the voltage deviation and the period of the clock of the digital system.
CitationAndrade, D.; Martorell, F.; Pons, M.; Moll, F.; Rubio, A.; Power supply noise and logic error probability. European Conference on Circuit Theory and Design 2007.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder. If you wish to make any use of the work not provided for in the law, please contact: email@example.com