|Publication number||US6999910 B2|
|Application number||US 10/015,194|
|Publication date||Feb 14, 2006|
|Filing date||Nov 20, 2001|
|Priority date||Nov 20, 2001|
|Also published as||US20030097241|
|Publication number||015194, 10015194, US 6999910 B2, US 6999910B2, US-B2-6999910, US6999910 B2, US6999910B2|
|Inventors||James S. Koford, Christopher L. Hamlin|
|Original Assignee||Lsi Logic Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (15), Non-Patent Citations (4), Referenced by (22), Classifications (7), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present application hereby incorporates the following United Stated Patent Applications by reference in their entirety:
P.N./Express Mail Label Number
Apr. 25, 2001
EV 013 245 395 US
Oct. 30, 2001
EV 013 245 404 US
Oct. 30, 2001
EV 013 245 418 US
Oct. 30, 2001
The present invention generally relates to the field of product design, and particularly to method and apparatus for implementing a metamethodology in integrated circuit (IC) design.
Integrated circuits have become a necessary part of everyday modern society. From cell phones and computers, to household appliances and automobiles, a wide range of integrated circuits are utilized to provide a broad range of functionality. To provide this functionality, integrated circuits may need to be specialized to have the functions necessary to achieve the desired results. Additionally, more and more functions are being included within each integrated circuit.
However, this has resulted in a level of design complexity previously unimagined. For example, to achieve the functions desired, multiple vendors may be used to provide Electronic Design Automation (EDA) software tools. The variety of such tools is supplied from a plurality of sources; this results in compatibility and management issues.
Further, to provide the desired product range, differing projects may require different methodologies. For instance, cost issues, the number of features to be included, and performance considerations all dictate the parameters desired in a chip by a consumer. Designing complex chips has become so ubiquitous and so pervasive that the provision of a “one size fits all” IC is unlikely as the functions desired in implementations continue to expand.
Moreover EDA tool vendors are often “behind the curve” in the development of the tools needed to perform current designs. EDA tool designers need to receive feedback from users of the tools in order to correct and improve the tool designs. For instance, due to the nature of efficient tool design, a new EDA tool is typically built, and then utilized over several feedback cycles. By the time the tool matures, designers and other elements of the process may be a generation further along, and therefore require new EDA tools, which are just entering the feedback cycle.
The level of detail involved with the integrated circuit design process may further complicate a designer's tasks. Previously, to even begin addressing the level of complexity encountered, problems were broken down into sub-problems and tools and procedures were designed to address each sub-problem. However, existing tools were often unable to address problems encountered between fixes, and hastily-written tools were prepared to “patch” the problems. The result has been an exploding collection of software tools, tool interfaces and procedures from various sources, each striving to cope with an ever-changing requirements landscape stemming from design projects of exponentially increasing complexity.
Therefore, it is desirable to produce a comprehensive system that manages design flows and procedures, as well as the computers and software required to implement the flows and procedures.
Accordingly, the present invention is directed to a comprehensive design flow system. A system and method are provided that provide a comprehensive system to introduce a Metamethodology that integrates EDA design tools into a manageable and predictable design flow for achieving on-time production system IC design results that meet customer specifications and budgets.
In a first aspect of the present invention, a system for designing an integrated circuit includes a design utility, EDA tools, one or more dynamic template(s) and one or more static template(s). The design utility is suitable for providing a user interface to enable utilization of EDA tools. The EDA tools are configured to implement at least one function in a process for designing an integrated circuit (IC). Since the EDA tools are supplied from a number of sources external to the design utility, they are treated as components in the design flow system.
A dynamic template implements at least two symbols displayable on a display device on the user computer, wherein the symbols correspond to EDA tools accessible by the design utility, the symbols arrangeable on the display by an administrator of the design system to indicate an interrelationship of the EDA tools in a design process; the dynamic template(s) then “guide” users of the system in the complex design flow. In a similar fashion, the static template(s) implement fixed structures of a design process indicated by the dynamic template(s). In this fashion, a single comprehensive system may manage many different kinds of design processes (i.e., flows); the particular flow, system structures and EDA tools used are specified by the templates involved. In each case, the comprehensive system remains the same—this is the power of Metamethodology.
In a second aspect of the present invention, a system for designing an integrated circuit includes one or more primary user computer(s) and zero or more secondary user computer(s), plus zero or more large server computer(s) communicatively coupled to a network. The user computers include a design navigator suitable for providing a user interface to enable utilization of EDA tools, a project coordinator suitable for acting as an administrative interface and command-and-control module, at least two EDA tools configured to implement at least one function in a process for designing an integrated circuit (IC) and one or more dynamic template(s). The dynamic templates implement at least two symbols displayable on a display device on the user computer, wherein the at least two symbols each correspond to respective EDA tools accessible by the primary design navigator, the symbols having been arranged on the display by an administrator computer to indicate an interrelationship of the EDA tools in a design process. The dynamic templates operate in a hierarchical fashion—that is, higher-level dynamic templates present graphical symbols that when selected open lower-level dynamic templates. In this fashion, extremely complex procedures can be modeled with relatively simple template displays at any hierarchical level.
In a third aspect of the present invention, a method of designing an integrated circuit includes accessing a design utility operating on an information handling system, displaying a dynamic template on a display device of an information handling system, wherein the dynamic template implements at least two symbols displayable on a display device, in which the at least two symbols each correspond to a respective EDA tool, and arranging the at least two symbols displayed on the display device. The at least two symbols are arranged to indicate an interrelationship of the EDA tools in a design process of an integrated circuit.
It is to be understood that both the forgoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed. The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention and together with the general description, serve to explain the principles of the invention.
The numerous advantages of the present invention may be better understood by those skilled in the art by reference to the accompanying figures in which:
Reference will now be made in detail to the presently preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings.
Referring generally now to
For example, a variable population of designers is generally utilized to drive the system to design the products, from expert level to beginner, and specifically trained versus generally trained kinds of designers. Furthermore, a manufacturer may encounter a myriad of customers, each having different requirements and expectations. Thus, to be effective, a design system must accommodate a variable population of designers (as to skill or specialized knowledge) working on a wide range of products whose design requirement vary extensively.
By utilizing the present invention, a general environment is provided which is capable of comprehending this extreme variation in a coherent, rule-based, definable form that is still traceable. To approach this many-bodied problem with its enormous complexity in its most general form, a method and apparatus is provided to allow defining of the kinds of variabilities previously mentioned, as well as other variabilities, in what for present discussion purposes will be referred to as a metamethodology.
A methodology may include a sequence of procedures applied to solve a particular problem in a given area. Additionally, if the problems in that area are numerous, many different methodologies may be necessary for solving the problem. Thus, a “metamethodology” may refer to a collection of methods that are common to all possible methodologies within that area, and the principles according to which that collection is organized and manipulated. In this way, a manufacturer may accommodate a variety of different customers, numerous different designers, a multiplicity of different third-party and internally-developed software, hardware, processes and the like, all kinds of different target processes and all types of different target products in one unified framework.
The present invention provides a unified development process, including inception, elaboration, construction and transition. Iterative processes may use case-driven development. Further, a unified modeling language (UML) may be provided as a standard software modeling languages that documents and tests a plan, and maps well into an object-oriented implementation.
The present invention allows an abstraction of the design process, similar to an abstraction in programming from assembler code to high-level languages. In an exemplary embodiment of the present invention, the present invention may be implemented in two aspects. First, a design utility may be provided which is the implementation of metamethodology, and the overall system, which for discussion purposes will be referred to as “metastream,” which includes third-party tools, and the like.
A design utility may be provided as an implementation of metamethodology in an overall design environment. The design utility may call upon, but typically does not include, applications such as design tools, database systems, and the like. Applications, such as design tools, database system, and other utilities as contemplated by a person of ordinary skill in the art, are components of the system. Thus, the overall system, i.e. metastream, that may be implemented as software operable on an information handling system, includes both the design utility and the components, i.e. applications, design tools, and the like, that it calls.
Metastream, as an implementation of metamethodology, manages the design process to achieve desired objectives. Thus, the metastream may implement flows, enforce discipline of designers toward desired objectives, increase communication and promote design integrity. The metastream includes a comprehensive software utility that introduces the metamethodology, and may integrate EDA tools, such as manufacturer and third-party tools.
Therefore, the metastream may revolutionize design productivity by employing a metamethodology focused on design flow supported by EDA tools. The metastream provides the standard unified user interface that integrates the required functions. For example, the metastream may provide current design status accessible by a user, manage complexity by employing a common design discipline, track and archive projects through production, achieve user and customer support, and may measure production results by schedules, budgets, and the like. Since these functions are common to all design projects, they fit within the definition of metamethodology.
Referring now to
Referring now to
However, the design process may contain numerous decisions. Thus, these decisions may not be included in a previous static templates, and thus would not be provided. Therefore, a mechanism is needed that enabled a flexible decision process.
In an aspect of the present invention, a dynamic template is provided to implement a procedure or sequence of steps. The dynamic template may implement a “firm” program that gives considerable latitude to a user, but may still require milestones and signoffs to be traversed in order for the program to be completed. This is in distinction to a “soft program” in which the user is given a distant goal, but no immediate requirements, or to a “hard” program, in which the user is constrained at every step. For instance, hard programs are the equivalent of computer programs, and are thus to constraining to be acceptable for most human designers.
In this way, as a firm program, the dynamic template may still promote completion of the project at various stages, and promote timely and efficient utilization of a production schedule. The dynamic template thus implements a flow chart for a specific methodology. A type of “wizard” program is utilized for the creation of dynamic templates in a user-friendly manner.
For instance, an engineer may be working on a project. As the project progresses, decisions are made. Additionally, the engineer may want to do something differently, perhaps, than planned at the beginning. Further, there may be certain EDA tools that should not be utilized, because if the particular tool is used, delay, damage, and the like may occur. These various changes were previously unable to be provided in a comprehensive design system, or were made in an undisciplined way, that often made such changes dangerous to the outcome of the project.
Dynamic templates may give guidance to a user and even pressure the user, such as to complete stages of the process, and the like. Yet, a dynamic template also gives a user considerable latitude. Additionally, it may be preferable to assert increasing amounts of pressure on a user, such as reminders regarding status, and the like, of increasing levels so that both “soft” and “hard” deadlines may be enforced and regulated.
Thus, the present invention may be utilized as a form of guidance, according to a rule-based methodology. Additionally, it may be desirable to ensure progress and completion of tasks, such as by utilizing a sign-off at various stages and milestones, and the like. Further, the software may implement these milestones so that the project is not allowed to proceed until certain problems and stages are addressed and completed, thereby limiting the magnitude of problems encountered later. For instance, this may all be controlled by a set of static and dynamic templates that instruct the metastream design utility how to manage the flow of the design process. In this fashion, nothing about the specific design flow is “built-into the design utility.” Rather, it comes from the design utility reading and interpreting the templates. This property of “template driven behavior” is what makes the design utilities function a proper implementation of metamethodology.
Further, the present invention may provide a comprehensive audit trail. Tracking in integrated circuit design projects and measuring results of components is especially critical in the establishment of an audit trail for two reasons: one is in guiding the overall evolution of the flow itself, and also, an audit trail may guide the subsequent design of future improvements to a metamethodology. Thus, content and the format of audit trail formulation components are of the utmost importance. Discussion of a heuristic method of the present invention in relation to an audit trail will be undertaken later in the detailed description.
Referring now to
Additionally, a secondary user computer 210 may be provided. For example, the secondary user computer 210 may be placed at another remote location that is working on this project. The secondary user computer 210 may include a secondary design navigator 212 tools 214, and a secondary project coordinator 216.
Further, for computation intensive tasks, a “heavy” server 218 may be provided. For example, a heavy server 218 may include a plurality of processors, such as 30 to 50 processors, so that large amounts of data may be processed. The heavy server 218 may also include server tools 220 and a server project coordinator 222.
Each computer may have a set of EDA tools 206, 214 & 220 respectively. EDA tools are components to metastream. Preferably, metastream is transparent to EDA tools. For example, a third party tool may be switched without requiring a change in the structure and/or configuration of the metastream. Preferable, the tool file implementations are compliant with OS standards and each tool returns its completion state to the metastream. Thus, the capability, for instance, of unhooking one third-party component and hooking in another thirty-party component, if it does the job better, is provided without disequilibrating all of the complex relationships that have been set up in the flow processes. Thus, it provides isolation, which is currently unavailable.
The present invention thus lifts the entire semiconductor design process to a new level of abstraction, which becomes familiar to the user. For example, if a new EDA tool was implemented, rather than suddenly have the user engage in a maze of twisted passages of configuration and implementation, the way in which the tool is described, documented and interfaced will not change. Further, a common script may be provided so that modules, tools and functions are implemented in a common manner that may become familiar to a user of the system. In short, even though the tools (i.e. “components”) integrated the metastream design utility must be changed, the design utility still presents, familiar, consistent interface to the user.
Around the tools 206, 214 & 220, a wrapper may be provided, so that when the system 200 enters and exits a tool, the system is informed. Thus, the wrapper may be thought of as a gateway interface to a design tool.
Additionally, dynamic 224 and static templates 226 may be provided. Shown in the dynamic template 224 are flowchart symbols to indicate the implementation of a design flow of the present invention. For example, a technology may be set-up with a static template, which points to one or more dynamic templates to implement the flow. In this way, dynamic templates implement the flow, static templates, essentially, may implement the structure. Static templates may indicate what tools to use, what libraries to use, the relevant technology, and the like.
Additionally, the templates of the present invention may implement an underlying logic for guiding the filling in of the template, whether the template is static or dynamic. In other words, an interactive utility may be provided, which directs the process of filling in either a static or a dynamic template. Thus, a user may interact with a design flowchart, which may be similar to hypertext, having targeted flowchart symbols implementing a corresponding design function. Further, the flowchart symbols may be used for navigation. Moreover, the system may be configured to include an automated, heuristic, self-modifying behavior.
The design navigators 204 & 216 may be provided as a primary graphical user interface (GUI). Preferably, one design navigator process is provided per user. The user may be identified by name, password, project ID, and the like. The user may interact with a type of “hyper flow chart” that is specified by a dynamic template 224. Thus, a user may navigate by interacting with chart symbols, and may determine status of a project at all times. It may be preferable for the scope of the design navigator to cover project inception to production, and own any design tracking files so that a complete user tool may be provided. It should also be apparent that a design navigator may also be provided on the server 218 without departing from the spirit and scope of the present invention.
The project coordinators 208 & 212 may act as a design utility configuration and control supervisor, to coordinate tools, files and network communications, thereby acting as an administrative interface. The project coordinators 208 & 212 facilitate system-wide functions, such as access control, load balancing, file backup and security, and the like as contemplated by a person of ordinary skill in the art. One project coordinator 208 & 212 is preferably provided per design utility computer 202 & 210. Further, each project may use a different set of coordinators, and each coordinator may simultaneously handle many different projects, thereby providing overlapping sets.
Additionally, service packages 228 may be provided, the service packages 228 containing subsystems needed by a design utility, such as administrative 230, tools and wrappers 232, libraries 234, databases 236, communications 238, system integrity utilities 240, interface 242, tracking 244, and the like. The service packages 228 may be maintained independently of the design utility as needed. To provide redundancy, service packages 228 may be located at a plurality of computer sites, such as all computer sites in a system.
Further, it may be desirable to adopt a tool/flow strategy in which the service packages 228 contain the subsystems that are needed. However, unlike previous implementations, EDA tools are now components, and are not the primary function provider. Further, the service packages 228 may be made transparent to both the interface and the actual process.
When implementing an EDA tool, it may be preferable for the EDA tool to obtain control of the host system that is running it. Because EDA tools may be very complex pieces of software, it may be undesirable to have other programs or user intervention other than the processes needed to implement the tool at that time. Once that tool is done, then control may be passed again to the design utility. Thus, in this example, if the tool returned control to the operating system in an unscheduled manner, a determination may be made that the tool crashed. Thus, the EDA tool may “own” that computer and its screen while performing the desired function, but if the EDA tool does not return control properly, the design utility is able to record that fact, and if possible, take corrective action.
Further, security of the design system of the present invention is an important consideration. Since network connections may be employed in the implementation of the system, it is desirable to ensure the integrity of those connections. Thus, all links initially are assumed to be insecure. Thus, all secure transmissions are encrypted, and access obtained, via “permissions”, via password, encryption, and the like. Permissions may be secured locally, globally, and the like. Further, storage may be secured through encryption, and any stored data replicated remotely to ensure data integrity. For instance, a sufficient redundancy and encryption may be provided to guarantee the necessary level of security and robustness.
The architecture of the present invention may support a variety of hosting options. For example, a distributed design may be employed in which no single-point of failure will interrupt system operation. Thus, a site of a primary computer may be shifted, and the status of the design flow and files available to all sites. Additionally, multiple host computers, design groups, and locations may be employed by the present invention.
Communication within the architecture and between architectures may utilize a network 246, such as Internet, wide area network (WAN), local area network (LAN), and the like, without departing from the spirit and scope of the present invention. It may also be preferable to utilize a permission system 248 to control access to both individual computers and the system as a whole.
Additionally, dynamic load balancing may be utilized by an architecture of the present invention. For example, job queues may be maintained, and through prediction and/or monitoring of the systems and software, a computer may be selected that is most likely to have resources available. For example, some EDA projects are very “batchy” and require very little user intervention, while others are very interactive. Ideally, the interactive EDA projects are implemented on a computer that has a design navigator on it, and a non-interactive process may be performed on an unmanned server, such as the heavy server 218 in FIG. 2.
Initially, a project administrator may be utilized to “set-up an account”, such as by specifying a project ID, passwords and templates. Wizards may then be initiated to prepare static and dynamic templates. Preferably, the wizard programs are designed to be used by product development engineers, and do not need a detailed knowledge of programming to implement. This may be accomplished by creating dynamic templates by a flowchart drawing wizard program. Preferably, configuration of the dynamic templates includes extensive checking, for conflicts and the like, under a rule-based paradigm. Further, static templates may be prepared by prompting a user to answer specific questions, add additional information, and the like.
Referring now to
The tool is launched 310, completes the desired function 312, and returns to the wrapper, which sends a completion message to the user's computer 314. The computer logs a completion code, date, time, and the like into a database 316 in order to provide current status of the design project. Control is then returned to the design navigator 318, which communicates with the PC to update the status displays 320. At this point, a user may launch a next command, and the like 322.
Referring generally now to
In the present example,
Additionally, the flow chart symbols may be utilized to access the process, such as by electing an fabrication symbol 404 to access a fabrication screen. For example, a user may select a design entry symbol 406 and access a design entry screen, as shown in the display 410 of information depicted in FIG. 4B.
A user, interacting with the display 410 in
When the tool finishes, the results may be recorded. If the tool does not return a result, the system marks the tool 422 as crashed. In this way, an EDA vendor may be informed, so that prompt correction is obtained. For example, the system may automatically inform a vendor, through email and the like, of the failure of a tool and the reasons therefore. Further, the tool may return reasons for crashing without departing from the spirit and scope of the present invention.
After, the tool exit and completion is logged in a file, the user may be returned to the design navigator 400, as shown in
Further, completion of tasks and status may be achieved as a user progresses through levels in the flow, and in this way, promotes completion of tasks in an orderly manner. For instance, suppose the arrows in
To provide detailed analysis on a variety of different factors, targeted reports may be provided. For example, as shown in
In additional embodiment of the present invention, heuristic feedback may be employed to provide increased flexibility in the architecture and implementation. The notion of heuristic feedback may be directed at the problem of analyzing conditions and state at each stage in a complex flow, and then optimally, ideally or preferentially defining feedback patterns that carry state and process information back to earlier stages in a rule-based and consistent format. Thus, the architecture will in addition to permitting the system as a whole to function more efficiently without thrashing, (i.e. excessive seeking, hunting, and the like), permit the system to optimize the overall design process itself.
The notion of heuristic feedback, in general, may describe a grouping of formalisms in terms which may be used to describe an entire flow having this degree of variability desired by a user, on the one hand, and the ability to initiate feedback processes and control coherently.
For example, a dynamic template may be modified dynamically, such as by making changes to the actual implementation of the template based on monitored results from previous usage. In another example, a warning may be output to a user when encountering a situation previously monitored by the system that had undesirable results.
Further, in a flow as complex as integrated circuit design, there may be a large number of different points back to which the process could return. However, if the process goes back too far, the possibility of incurring a great deal of redundant or worthless effort may be encountered. Additionally, if the process does not go back far enough, the desired improvement may not be achieved. However, by utilizing the present invention, the inputs and outputs of the tools themselves, which may be parametric and often very complex in and of themselves, may provide a way of optimally feeding back results in a type of “self-improving” process.
Although the invention has been described with a certain degree of particularity, it should be recognized that elements thereof may be altered by persons skilled in the art without departing from the spirit and scope of the invention. One of the embodiments of the invention can be implemented as sets of instructions resident in the memory of one or more information handling systems, such as the computers and server architecture shown in FIG. 2. Until required, the set of instructions may be stored in another readable memory device, for example in a hard disk drive or in a removable memory such as an optical disc for utilization in a CD-ROM drive, a floppy disk for utilization in a floppy disk drive, a floppy/optical disc for utilization in a floppy/optical drive, or a personal computer memory card for utilization in a personal computer card slot.
Further, the set of instructions can be stored in the memory of an information handling system and transmitted over a local area network or a wide area network, such as the Internet, when desired by the user. Additionally, the instructions may be transmitted over a network in the form of an applet that is interpreted or compiled after transmission to the computer system rather than prior to transmission. One skilled in the art would appreciate that the physical storage of the sets of instructions or applets physically changes the medium upon which it is stored electrically, magnetically, chemically, physically, optically or holographically so that the medium carries computer readable information.
Although the present invention has described a semiconductor design process, it should be any design flow may be utilized by the present invention without departing from the spirit and scope thereof, such as to coordinate business engagement models with a design flow and the like as contemplated by a person of ordinary skill in the art.
In exemplary embodiments, the methods disclosed may be implemented as sets of instructions or software readable by a device. Further, it is understood that the specific order or hierarchy of steps in the methods disclosed are examples of exemplary approaches. Based upon design preferences, it is understood that the specific order or hierarchy of steps in the method can be rearranged while remaining within the scope of the present invention. The accompanying method claims present elements of the various steps in a sample order, and are not meant to be limited to the specific order or hierarchy presented.
It is believed that the method and apparatus for implementing a metamethodology of the present invention and many of its attendant advantages will be understood by the forgoing description. It is also believed that it will be apparent that various changes may be made in the form, construction and arrangement of the components thereof without departing from the scope and spirit of the invention or without sacrificing all of its material advantages. The form herein before described being merely an explanatory embodiment thereof. It is the intention of the following claims to encompass and include such changes.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5222030||Apr 6, 1990||Jun 22, 1993||Lsi Logic Corporation||Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof|
|US5553002||Jun 14, 1993||Sep 3, 1996||Lsi Logic Corporation||Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface|
|US5625565 *||Sep 9, 1994||Apr 29, 1997||Cadence Design Systems, Inc.||System and method for generating a template for functional logic symbols|
|US6026226 *||Oct 27, 1997||Feb 15, 2000||Altera Corporation||Local compilation in context within a design hierarchy|
|US6253358||Apr 8, 1998||Jun 26, 2001||Nec Corporation||Method for supporting the design of semiconductor integrated circuit and system using the same method|
|US6269467||Sep 30, 1999||Jul 31, 2001||Cadence Design Systems, Inc.||Block based design methodology|
|US6574778||Jan 4, 2001||Jun 3, 2003||Cadence Design Systems, Inc.||Block based design methodology|
|US6634008||Jan 6, 2000||Oct 14, 2003||Fujitsu Limited||Methodology server based integrated circuit design|
|US6678875||Dec 20, 2002||Jan 13, 2004||Logicvision, Inc.||Self-contained embedded test design environment and environment setup utility|
|US6704917||Nov 21, 2000||Mar 9, 2004||Micro Industries Corporation||Table driven design system and method|
|US6721922||Sep 27, 2001||Apr 13, 2004||Cadence Design Systems, Inc.||System for electronic circuit characterization, analysis, modeling and plan development|
|US6742165||Mar 28, 2001||May 25, 2004||Mips Technologies, Inc.||System, method and computer program product for web-based integrated circuit design|
|US6834380 *||Aug 3, 2001||Dec 21, 2004||Qualcomm, Incorporated||Automated EMC-driven layout and floor planning of electronic devices and systems|
|US20030097241||Nov 20, 2001||May 22, 2003||Koford James S.||Method and apparatus for implementing a metamethodology|
|US20040025119||Jul 31, 2002||Feb 5, 2004||Hamlin Christopher L.||Interactive representation of structural dependencies in semiconductor design flows|
|1||"A rule based VLSI process flow validation system with macroscopic process simulation", IEEE Transactions on semiconductor manufacturing, vol. 3, No. 4, Nov. 1990, oages 239-246-Author(s)-Funakoshi et al.|
|2||"Rapid Chip Management System"; filed Nov. 20, 2002; U.S. Appl. No. 10/301,182-Author(s)-Daniel M. Weed.|
|3||Altera Casts Spotlight On IP Integration Tool-Author(s)-Souza, Crista.|
|4||Simplify Programmable-Logic-IP Integration-Author(s)-Cravotta, Robert.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7222312||Jul 20, 2004||May 22, 2007||Ferguson John G||Secure exchange of information in electronic design automation|
|US7290241 *||Aug 6, 2004||Oct 30, 2007||Xilinx, Inc.||Method and system for managing behavior of algorithms|
|US7353468 *||Aug 17, 2004||Apr 1, 2008||Ferguson John G||Secure exchange of information in electronic design automation|
|US7360177||Aug 6, 2004||Apr 15, 2008||Xilinx, Inc.||Method and arrangement providing for implementation granularity using implementation sets|
|US7373618 *||Nov 10, 2005||May 13, 2008||Cadence Design Systems, Inc.||Method and system for selection and replacement of subcircuits in equivalence checking|
|US7698664||May 21, 2007||Apr 13, 2010||Ferguson John G||Secure exchange of information in electronic design automation|
|US7735035||May 31, 2006||Jun 8, 2010||Cadence Design Systems, Inc.||Method and system for creating a boolean model of multi-path and multi-strength signals for verification|
|US8132135||Oct 29, 2008||Mar 6, 2012||Cadence Design Systems, Inc.||Method and system for creating a boolean model of multi-path and multi-strength signals for verification|
|US8141010||Feb 8, 2008||Mar 20, 2012||Xilinx, Inc.||Method and arrangement providing for implementation granularity using implementation sets|
|US8296690||Oct 23, 2012||Xilinx, Inc.||Method and arrangement providing for implementation granularity using implementation sets|
|US8302039||Oct 30, 2012||Mentor Graphics Corporation||Secure exchange of information in electronic design automation|
|US8843861 *||Feb 19, 2013||Sep 23, 2014||Mentor Graphics Corporation||Third party component debugging for integrated circuit design|
|US20050071659 *||Jul 20, 2004||Mar 31, 2005||Ferguson John G.||Secure exchange of information in electronic design automation|
|US20060259978 *||Mar 29, 2006||Nov 16, 2006||Pikus Fedor G||Secure exchange of information in electronic design automation with license-related key generation|
|US20060265691 *||May 20, 2005||Nov 23, 2006||Business Machines Corporation||System and method for generating test cases|
|US20070266445 *||May 21, 2007||Nov 15, 2007||Ferguson John G||Secure exchange of information in electronic design automation|
|US20080148348 *||Feb 25, 2008||Jun 19, 2008||Ferguson John G||Secure exchange of information in electronic design automation|
|US20090113363 *||Oct 29, 2008||Apr 30, 2009||Cadence Design Systems, Inc.||Method and system for creating a boolean model of multi-path and multi-strength signals for verification|
|US20090222927 *||Apr 30, 2007||Sep 3, 2009||Pikus Fedor G||Concealment of Information in Electronic Design Automation|
|US20090327905 *||Dec 31, 2009||Microsoft Corporation||Integrated client for access to remote resources|
|US20100199107 *||Aug 5, 2010||Ferguson John G||Secure exchange of information in electronic design automation|
|US20130318484 *||Feb 19, 2013||Nov 28, 2013||Mentor Graphics Corporation||Third Party Component Debugging For Integrated Circuit Design|
|U.S. Classification||703/13, 703/14, 716/102|
|International Classification||G06F17/50, G06G7/48|
|Feb 15, 2002||AS||Assignment|
Owner name: LSI LOGIC CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOFORD, JAMES S.;HAMLIN, CHRISTOPHER;REEL/FRAME:012623/0064;SIGNING DATES FROM 20011114 TO 20011221
|Aug 7, 2009||FPAY||Fee payment|
Year of fee payment: 4
|Mar 13, 2013||FPAY||Fee payment|
Year of fee payment: 8
|May 8, 2014||AS||Assignment|
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG
Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031
Effective date: 20140506
|Jun 6, 2014||AS||Assignment|
Owner name: LSI CORPORATION, CALIFORNIA
Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270
Effective date: 20070406
|Apr 3, 2015||AS||Assignment|
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388
Effective date: 20140814
|Feb 2, 2016||AS||Assignment|
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039
Effective date: 20160201
Owner name: LSI CORPORATION, CALIFORNIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039
Effective date: 20160201
|Feb 11, 2016||AS||Assignment|
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001
Effective date: 20160201