|Publication number||US7355897 B2|
|Application number||US 11/773,857|
|Publication date||Apr 8, 2008|
|Filing date||Jul 5, 2007|
|Priority date||Dec 6, 2005|
|Also published as||CN1979875A, CN100524776C, US7242622, US20070133307, US20070253258|
|Publication number||11773857, 773857, US 7355897 B2, US 7355897B2, US-B2-7355897, US7355897 B2, US7355897B2|
|Inventors||Tzu-Hsuan Hsu, Yen-Hao Shih|
|Original Assignee||Macronix International Co., Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (46), Non-Patent Citations (8), Referenced by (9), Classifications (6), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation of U.S. patent application Ser. No. 11/359,044 entitled “METHODS TO RESOLVE HARD-TO-ERASE CONTINION IN CHARGE TRAPPING NON-VOLATILE MEMORY” filed on 22 Feb. 2006, now U.S. Pat. No. 7,242,622, which application claims the benefit of U.S. Provisional Patent Application No. 60/742,713, entitled METHODS TO RESOLVE HARD-TO-ERASE CONDITION IN CHARGE TRAPPING NON-VOLATILE MEMORY, filed 06 Dec. 2005.
1. Field of the Invention
The present invention relates generally to electrically programmable and erasable memory, and more particularly, to resolve hard-to-erase condition under high cycle endurance in charge trapping memory.
2. Description of Related Art
Electrically programmable and erasable non-volatile memory technologies based on charge storage structures known as Electrically Erasable Programmable Read-Only Memory (EEPROM) and flash memory are used in a variety of modem applications. A flash memory is designed with an array of memory cells that can be independently programmed and read. Sense amplifiers in a flash memory are used to determine the data value or values stored in a non-volatile memory. In a typical sensing scheme, an electrical current through the memory cell being sensed is compared to a reference current by a current sense amplifier.
A number of memory cell structures are used for EEPROM and flash memory. As the dimensions of integrated circuits shrink, greater interest is arising for memory cell structures based on charge trapping dielectric layers, because of the scalability and simplicity of the manufacturing processes. Memory cell structures based on charge trapping dielectric layers include structures known by the industry names Nitride Read-Only Memory (NROM), SONOS, and PHINES, for example. These memory cell structures store data by trapping charge in a charge trapping dielectric layer, such as silicon nitride. As negative charge is trapped, the threshold voltage of the memory cell increases. The threshold voltage of the memory cell is reduced by removing negative charge from the charge trapping layer.
NROM devices use a relatively thick bottom oxide, e.g. greater than 3 nanometers, and typically about 5 to 9 nanometers, to prevent charge loss. Instead of direct tunneling, band-to-band tunneling induced hot hole injection BTBTHH can be used to erase the cell. However, the hot hole injection causes oxide damage, leading to charge loss in the high threshold cell and charge gain in the low threshold cell. Moreover, the erase time must be increased gradually during program and erase cycling due to the hard-to-erase accumulation of charge in the charge trapping structure. This accumulation of charge occurs because the hole injection point and electron injection point do not coincide with each other, and some electrons remain after the erase pulse. In addition, during the sector erase of an NROM flash memory device, the erase speed for each cell is different because of process variations (such as channel length variation). This difference in erase speed results in a large Vt distribution of the erase state, where some of the cells become hard to erase and some of them are over-erased. Thus the target threshold Vt window is closed after many program and erase cycles and poor endurance is observed. This phenomenon will become more serious when the technology keeps scaling down.
A typical flash memory cell structure positions a tunnel oxide layer between a conducting polysilicon tunnel oxide layer and a crystalline silicon semiconductor substrate. The substrate refers to a source region and a drain region separated by an underlying channel region. A flash memory read can be executed by a drain sensing or a source sensing. For source side sensing, one or more source lines are coupled to source regions of memory cells for reading current from a particular memory cell in a memory array.
A traditional floating gate device stores 1 bit of charge in a conductive floating gate. The advent of NROM cells in which each NORM cell provides 2 bits of flash cells that store charge in an Oxide-Nitride-Oxide (ONO) dielectric. In a typical structure of a NROM memory cell, a nitride layer is used as a trapping material positioned between a top oxide layer and a bottom oxide layer. The ONO layer structure effectively replaces the gate dielectric in floating gate devices. The charge in the ONO dielectric with a nitrite layer may be either trapped on the left side or the right side of a NROM cell.
A frequently used technique to program NROM cells in an NROM array is the hot electron injection method. During a erase operation, a common technique used to erase memory cells is called the band-to-band tunneling hot hole injection where the erase ability is highly dependent on the lateral electric field. The other side potential, from the side that is being erased, of a NROM cell is likely to have a lateral electric field effect on the erase ability. Evaluating the endurance and retention of a NROM array, the lack of uniformity in erase ability causes a margin loss due to cycling and baking. The other side of NROM cells are left floating (or connected to ground) which may be coupled to an uncertain voltage level (e.g. 1 volt or 4 volts), which causes an variation of the erase threshold of array cells. This in turn causes Vt distribution after an erase operation to be wider.
A NROM type of device typically undergoes a series of program and erase cycles which causes electrons to migrate closer to the middle of a channel region. In a subsequent erase operation using a technique such as BTBTHH, it would be difficult to move holes toward the middle of the channel region which makes the residual electrons located near the channel region hard to erase. The hard to erase scenario typically occurs in a multi-bit cell like NROM with localized hot electron and hot hole injection program and erase schemes.
A typical spatial distribution in a charge trapping memory is that electrons and holes tend localized. It is frequently the case that the electron distribution may not match the hole distribution, which results in a threshold voltage Vt that trends upward after every program/erase cycle that leaves some electrons in the channel region of an oxide-nitride-oxide structure. Consequently, the threshold voltage Vt window between a programming event and an erase event becomes narrower under high cycle endurance, as the electron accumulations become worse. This phenomenon is commonly referred to “hard-to-erase” condition. A hard-to-erase condition cannot be easily resolved by band-to-band tunneling hot hole erase because hole injection has a tight spatial distribution.
Accordingly, it is desirable to design a method to resolve hard-to-erase scenario in nitride trapping memory to overcome the mismatch of electron and hole injections that occurs after a number of program and erase cycles.
A method for operating a nitride trapping memory cell is provided to resolve hard-to-erase condition by employing a reset technique to eliminate or reduce the number of electrons in the middle of a junction region. When a hard-to-erase condition is detected after a series of program and erase cycles, such as 500 or 100 program and erase cycles, a substrate transient hot hole (STHH) reset operation is applied. The substrate transient hot hole reset injects holes that are far away junction than band-to-band tunneling hot hole (BTBTHH) injection such that the STHH reset on cycle endurance is able to maintain a desirable cycle window to eliminate or reduce the hard-to erase condition in subsequent program and erase cycles.
Broadly stated, a method for resolving a hard-to-erase condition in a charge trapping memory, the charge trapping memory having a gate voltage and a body voltage comprises responding to the presence of a condition after a plurality of program and erase cycles in the charge trapping memory for performing a substrate transient hot hole reset; and performing the substrate transient hot hole reset by setting a voltage threshold of the charge trapping memory equal to a reset voltage, the substrate transient hot hole reset including: applying a gate voltage having a pulse width; and applying a body voltage having a pulse width that is shorter than the pulse width of the gate voltage; and wherein the difference in the pulse width of the gate voltage and the pulse width of the body voltage is sufficient to move holes from a channel area to the charge trapping memory.
A method for resolving a hard-to-erase condition in a charge trapping memory, the charge trapping memory having a gate voltage and a body voltage, comprises determining the presence of a condition for a substrate transient hot hole reset after a plurality of program and erase cycles in the charge trapping memory; and performing the substrate transient hot hole reset by setting a voltage threshold of the charge trapping memory equal to a reset voltage, the substrate transient hot hole reset including: resetting a gate voltage having a long bias pulse width; resetting a body voltage having a short bias pulse width relative to the long pulse width of the gate voltage; and producing a collection time sufficient to move holes from a channel area to the charge trapping memory; wherein the collection time is a time differential between the long bias pulse width of the gate voltage and the short bias pulse width of the body voltage.
Advantageously, the present invention provides methods that resolve hard-to-erase conditions by two-side operations with localized charge storage. The present invention also advantageously produces smaller erase degradation by substrate transient hot hole reset so that the retention quality can be improved with less hot hole damage.
The structures and methods regarding to the present invention are disclosed in the detailed description below. This summary does not purport to define the invention. The invention is defined by the claims. These and other embodiments, features, aspects, and advantages of the invention will become better understood with regard to the following description, appended claims and accompanying drawings.
Referring now to
Electrons 131 and 133 are injected into the charge trapping structure 130 during a program cycle. A substrate transient hot hole reset causes holes that can be gathered from the center of the channel to an edge and enter the bottom dielectric structure 140 and into the charge trapping structure 130, as shown with holes 132 and 134. In a prior erase solution such as band-to-band hot-hole erase, holes are typically applied to n+ regions 160 and 170. In one embodiment, the gate voltage Vg 180 is set to −3 volts, the body voltage Vb is set to 8 volts, and source and drain voltages are left floating.
The memory cell for NROM-like cells has, for example, a bottom oxide with a thickness ranging from 3 nanometers to 10 nanometers, a charge trapping layer with a thickness ranging from 3 nanometers to 9 nanometers, and a top oxide with a thickness ranging from 5 nanometers to 10 nanometers. The memory cell for SONOS-like cells has, for example, a bottom oxide with a thickness ranging from 1 nanometer to 3 nanometers, a charge trapping layer with a thickness ranging from 3 nanometers to 9 nanometers, and a top oxide with a thickness ranging from 3 nanometers to 10 nanometers.
As generally used herein, programming refers to raising the threshold voltage of a memory cell and erasing refers to lowering the threshold voltage of a memory cell. However, the invention encompasses both products and methods where programming refers to raising the threshold voltage of a memory cell and erasing refers to lowering the threshold voltage of a memory cell, and products and methods where programming refers to lowering the threshold voltage of a memory cell and erase refers to raising the threshold voltage of a memory cell.
The magnitude of the gate-to-substrate bias according to embodiments of a charge balancing pulse is determined with reference to the effective oxide thickness EOT of the dielectric stack, including the top dielectric, the charge trapping structure and the bottom dielectric, when the EOT is the actual thickness as normalized with respect to the permittivity of silicon dioxide. For example, when the top dielectric, charge trapping structure and bottom dielectric comprise silicon dioxide, silicon nitride and silicon dioxide, respectively, the structure is referred to as an ONO stack. For an ONO stack, the EOT is equal to the top oxide thickness, plus the bottom oxide thickness plus the nitride thickness times the oxide permittivity divided by nitride permittivity. Now, the bias arrangement for a charge balancing pulse can be defined for NROM-like and SONOS-like memory cells as follows:
1. NROM-like memory cells for the purpose of this description are cells that have a bottom oxide thickness >3 nm. The dielectric stack has an EOT (10 nm to 25 nm, for example), and the bottom oxide is thicker than 3 nm to prevent direct tunneling of holes from the substrate, and the gate to the substrate bias has a voltage (−5 volts to −24 volts for example), and the voltage divided by EOT is greater than 0.7 V/nm, and preferably about 1.0 V/nm, plus or minus about 10%.
EOT Calculation for ONO in NROM-like cell:
Top OX (permittivity = 3.9)
SIN (permittivity = 7)
Bottom OX (permittivity = 3.9)
5 + 3 * 3.9/
10 + 9 * 3.9/
7 + 3 = 10(nm)
7 + 10 = 25 nm
2. SONOS-like memory cells for the purpose of this description are cells that have a bottom oxide thickness <3 nm. The dielectric stack has an EOT (5 nm to 16 nm, for example), and the bottom oxide is thinner than 3 nm, allowing direct tunneling of holes from substrate. The gate to the substrate bias for SONOS-like cells has a voltage (−5 volts to −24 volts for example), and that voltage divided by the EOT is greater than 0.3 V/nm, and preferably about 1.0 V/nm, plus or minus about 10%. The operation bias of gate to substrate is substantially the same or the same in NROM-like or SONOS-like memory. However, the voltage divided on the EOT depends on different EOT on NROM-like and SONOS-like memory.
EOT Calculation for ONO in SONOS-like cell:
Top OX (permittivity = 3.9)
SIN (permittivity = 7)
Bottom OX (permittivity = 3.9)
3 + 3 * 3.9/
10 + 5 * 3.9/
7 + 1 = 5.7(nm)
7 + 3 = 15.8 nm
For materials other than silicon dioxide and silicon nitride in the stack, the EOT is calculated in the same way, normalizing the thickness of the material by a factor of the permittivity of silicon dioxide divided by the permittivity of the material.
A timing diagram illustrating the timing relationship between the gate bias voltage Vg 180 and the body bias voltage Vb 190 is shown in
The pulse width of the charge time for the gate bias voltage Vg 180 is longer than the pulse width of the charge time for the body bias voltage 190 so that there is a collection duration period after the overlapping of the charge time of 10 μs between the gate bias voltage Vg 180 and the body bias voltage Vb 190. The collection time in this example is approximately 1 ms, which is the amount of time that is necessary for the holes to move and travel from the channel, through the bottom dielectric structure 140, and into the charge trapping structure 130.
Turning now to
In an alternative embodiment at step 350, the charge trapping memory 100 can be periodically reset after a predetermined number of cycles, e.g. 500 or 1000 times P/E cycles. In a further embodiment, the process 500 can verify if the erase voltage state is at a predetermined voltage, e.g. 200 mV, higher than a designed erase voltage, then the nitride memory device 100 is reset using the substrate transient hot hole reset technique. In another embodiment, the substrate transient hot hole reset method can be applied as an erase technique during typical program and erase cycles.
As shown in
In a further illustration in
The invention has been described with reference to specific exemplary embodiments. For example, the method in the present invention is applicable to any types or variations of a nitride trapping memory including both N-channel and P-channel SONOS type of devices and floating gate memory. Furthermore, although the above illustrate describe a channel hot electron program with band-to-band tunneling hot hole erase, the substrate transient hot hole reset method is also applicable with other program techniques including source side injection (SSI), pulse agitated substrate hot electron injection (PASHEI) or channel initiated secondary electron (CHISEL), accompanied with band to band hot hole tunneling hot hole erase operation on two bits operation in the nitride trapping memory. Various modifications, adaptations, and changes may be made without departing from the spirit and scope of the invention. Accordingly, the specification and drawings are to be regarded as illustrative of the principles of this invention rather than restrictive, the invention is defined by the following appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5270969||Jul 15, 1992||Dec 14, 1993||Kabushiki Kaisha Toshiba||Electrically programmable nonvolatile semiconductor memory device with nand cell structure|
|US5428568||Aug 20, 1992||Jun 27, 1995||Mitsubishi Denki Kabushiki Kaisha||Electrically erasable and programmable non-volatile memory device and a method of operating the same|
|US5448517||Aug 9, 1994||Sep 5, 1995||Kabushiki Kaisha Toshiba||Electrically programmable nonvolatile semiconductor memory device with NAND cell structure|
|US5602789||Aug 22, 1995||Feb 11, 1997||Kabushiki Kaisha Toshiba||Electrically erasable and programmable non-volatile and multi-level memory systemn with write-verify controller|
|US5694356||Nov 2, 1994||Dec 2, 1997||Invoice Technology, Inc.||High resolution analog storage EPROM and flash EPROM|
|US6023423||Dec 23, 1997||Feb 8, 2000||Kabushiki Kaisha Toshiba||Nonvolatile semiconductor memory device|
|US6067251||Oct 27, 1998||May 23, 2000||Sharp Kabushiki Kaisha||Non-volatile semiconductor memory device|
|US6075727||Jul 29, 1998||Jun 13, 2000||Motorola, Inc||Method and apparatus for writing an erasable non-volatile memory|
|US6215148||May 20, 1998||Apr 10, 2001||Saifun Semiconductors Ltd.||NROM cell with improved programming, erasing and cycling|
|US6363013||Aug 29, 2000||Mar 26, 2002||Macronix International Co., Ltd.||Auto-stopped page soft-programming method with voltage limited component|
|US6396741||May 4, 2000||May 28, 2002||Saifun Semiconductors Ltd.||Programming of nonvolatile memory cells|
|US6445617||Feb 17, 2000||Sep 3, 2002||Mitsubishi Denki Kabushiki Kaisha||Non-volatile semiconductor memory and methods of driving, operating, and manufacturing this memory|
|US6496417||Jun 8, 1999||Dec 17, 2002||Macronix International Co., Ltd.||Method and integrated circuit for bit line soft programming (BLISP)|
|US6538923||Feb 26, 2001||Mar 25, 2003||Advanced Micro Devices, Inc.||Staircase program verify for multi-level cell flash memory designs|
|US6556481||May 9, 2001||Apr 29, 2003||Aplus Flash Technology, Inc.||3-step write operation nonvolatile semiconductor one-transistor, nor-type flash EEPROM memory cell|
|US6614693 *||Mar 19, 2002||Sep 2, 2003||Taiwan Semiconductor Manufacturing Company||Combination erase waveform to reduce oxide trapping centers generation rate of flash EEPROM|
|US6643181||Oct 24, 2001||Nov 4, 2003||Saifun Semiconductors Ltd.||Method for erasing a memory cell|
|US6643185||Aug 7, 2002||Nov 4, 2003||Advanced Micro Devices, Inc.||Method for repairing over-erasure of fast bits on floating gate memory devices|
|US6657894 *||Mar 29, 2002||Dec 2, 2003||Macronix International Co., Ltd,||Apparatus and method for programming virtual ground nonvolatile memory cell array without disturbing adjacent cells|
|US6683811||Mar 17, 2003||Jan 27, 2004||Hitachi, Ltd.||Nonvolatile memory system, semiconductor memory, and writing method|
|US6690601||Mar 29, 2002||Feb 10, 2004||Macronix International Co., Ltd.||Nonvolatile semiconductor memory cell with electron-trapping erase state and methods for operating the same|
|US6714457||Sep 3, 2002||Mar 30, 2004||Aplus Flash Technology, Inc.||Parallel channel programming scheme for MLC flash memory|
|US6721204||Jun 17, 2003||Apr 13, 2004||Macronix International Co., Ltd.||Memory erase method and device with optimal data retention for nonvolatile memory|
|US6829175||Nov 6, 2002||Dec 7, 2004||Macronix International Co., Ltd.||Erasing method for non-volatile memory|
|US6834012||Jun 8, 2004||Dec 21, 2004||Advanced Micro Devices, Inc.||Memory device and methods of using negative gate stress to correct over-erased memory cells|
|US6836435||Dec 13, 2002||Dec 28, 2004||Freescale Semiconductor, Inc.||Compaction scheme in NVM|
|US6937511||Jan 27, 2004||Aug 30, 2005||Macronix International Co., Ltd.||Circuit and method for programming charge storage memory cells|
|US6977843 *||May 10, 2004||Dec 20, 2005||Sharp Kabushiki Kaisha||Semiconductor memory device with malfunction prevention device, and portable electronic apparatus using the same|
|US7133317 *||Feb 23, 2005||Nov 7, 2006||Macronix International Co., Ltd.||Method and apparatus for programming nonvolatile memory|
|US7164603 *||Jun 24, 2004||Jan 16, 2007||Yen-Hao Shih||Operation scheme with high work function gate and charge balancing for charge trapping non-volatile memory|
|US20040084714||Oct 15, 2003||May 6, 2004||Renesas Technology Corp.||Semiconductor memory device|
|US20040145024||Dec 5, 2003||Jul 29, 2004||En-Hsing Chen||NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same|
|US20050237801||Jun 24, 2004||Oct 27, 2005||Macronix International Co., Ltd.||Operation scheme with charge balancing for charge trapping non-volatile memory|
|US20050237809||Jun 24, 2004||Oct 27, 2005||Macronix International Co., Ltd.||Operation scheme with high work function gate and charge balancing for charge trapping non-volatile memory|
|US20050237813||Jun 24, 2004||Oct 27, 2005||Macronix International Co., Ltd.||Method and system for self-convergent erase in charge trapping memory cells|
|US20050237815||Jun 24, 2004||Oct 27, 2005||Macronix International Co., Ltd.||Operation scheme with charge balancing erase for charge trapping non-volatile memory|
|US20050237816||Jun 24, 2004||Oct 27, 2005||Macronix International Co., Ltd.||Operation scheme for spectrum shift in charge trapping non-volatile memory|
|US20050281085||May 20, 2005||Dec 22, 2005||Macronix International Co., Ltd.||Operation scheme for programming charge trapping non-volatile memory|
|US20060039219||Jun 8, 2004||Feb 23, 2006||Yair Sofer||Replenishment for internal voltage|
|US20060044934||Sep 2, 2004||Mar 2, 2006||Micron Technology, Inc.||Cluster based non-volatile memory translation layer|
|US20060050562||Oct 2, 2003||Mar 9, 2006||Raul-Adrian Cernea||Non-volatile memory and method with improved sensing|
|US20060198190 *||Jan 3, 2006||Sep 7, 2006||Macronix International Co., Ltd.||Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays|
|USRE35838||Apr 28, 1995||Jul 7, 1998||Kabushiki Kaisha Toshiba||Electrically erasable programmable read-only memory with NAND cell structure|
|JPH09162313A||Title not available|
|JPH11233653A||Title not available|
|WO1994028551A1||May 28, 1993||Dec 8, 1994||Macronix International Co., Ltd.||Flash eprom with block erase flags for over-erase protection|
|1||Bude, et al., "Secondary Electron Flash-a High Performance, Low Power Flash Technology for 0.35 um and Below" IEEE 1997, pp. 11.3.1-11.3.4.|
|2||Chang et al., "A New SONOS Memory Using Souce-Side Injection for Programming," IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998, pp. 253-255.|
|3||Cho et al. "Simultaneous Hot-Hole Injection at Drain and Source for Efficient Erase and Excellent Endurance in SONOS Flash EEPROM Cells," IEEE Electron Device Letters, vol. 24, No. 4, Apr. 2003, pp. 260-262.|
|4||Lee et al., "A Novel SONOS Structure of SiO2/SiN/AI203 with TaN Metal Gate for Multi-Giga Bit Glash Memeries," IEEE 2003, 4 pages.|
|5||Liu et al., "A New Programming Technique for Flash Memory Devices," International Symposium on VLSI Technology, Systems and Applications, Jun. 8-10, 1999, pp. 195-198.|
|6||Shih et al., A Novel 2bit/cell Nitride Storage Flash memory with Greater Than 1M P/E-cycle Endurance, IEEE 2004, pp. 36.3.1-36.3.4.|
|7||Sim et al., "BAVI-Cell: A Novel High-Speed 50 nm SONOS Memory with Band-to-Band Tunneling Initiated Avalanche Injection Mechanism," 2005 Symp. on VLSI Tech Digest of Tech Papers, 122-123.|
|8||Yeh et al., "Novel Operation Schemes to Improve Device Reliability in a Localized Trapping Storage SONOS-type Flash Memory," IEEE 2003, pp. 7.5.1-7.5.4.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7710776||Dec 27, 2006||May 4, 2010||Cypress Semiconductor Corporation||Method for on chip sensing of SONOS VT window in non-volatile static random access memory|
|US7859899||Mar 28, 2008||Dec 28, 2010||Cypress Semiconductor Corporation||Non-volatile memory and method of operating the same|
|US7978521||May 15, 2009||Jul 12, 2011||Samsung Electronics Co., Ltd.||Memory device and method of programming thereof|
|US8462558 *||Aug 3, 2010||Jun 11, 2013||Samsung Electronics Co., Ltd.||Program and erase methods for nonvolatile memory|
|US8817536||Dec 31, 2007||Aug 26, 2014||Cypress Semiconductor Corporation||Current controlled recall schema|
|US20080158981 *||Dec 27, 2006||Jul 3, 2008||Jaskarn Johal||Method and apparatus for on chip sensing of SONOS VT window in non-volatile static random access memory|
|US20090278036 *||Nov 12, 2009||Suimadzu Corporation||"droplet pickup ion source" coupled to mobility analyzer apparatus and method|
|US20100008146 *||May 15, 2009||Jan 14, 2010||Samsung Electronics Co., Ltd.||Memory device and method of programming thereof|
|US20100302861 *||Dec 2, 2010||Samsung Electronics Co., Ltd.||Program and erase methods for nonvolatile memory|
|U.S. Classification||365/185.29, 365/185.28, 365/185.3|
|May 30, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Sep 21, 2015||FPAY||Fee payment|
Year of fee payment: 8