|Publication number||US6233369 B1|
|Application number||US 09/234,396|
|Publication date||15 May 2001|
|Filing date||20 Jan 1999|
|Priority date||17 Oct 1997|
|Also published as||US6118789, US6307847, USRE41530, USRE41531, USRE42900, USRE43254|
|Publication number||09234396, 234396, US 6233369 B1, US 6233369B1, US-B1-6233369, US6233369 B1, US6233369B1|
|Inventors||Michael J. Wilt|
|Original Assignee||Acuity Imaging, Llc|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (5), Referenced by (2), Classifications (16), Legal Events (10)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a divisional of U.S. patent application Ser. No. 09/026,053 filed Feb. 19, 1998 which is a continuation-in-part of commonly owned, co-pending U.S. patent application Ser. No. 08/953,772 filed Oct. 17, 1997, which is fully incorporated herein by reference.
Morphology processing as it is applied to image processing and machine vision usually involves replacing each pixel in an image or image section being processed with a function of itself and its neighbor pixels.
The most useful functions are non-linear. Accordingly, a preferred technique that is well known in the art is to represent the function as a look-up table. The look-up table is indexed by a numerical value formed by concatenating all the pixel values found in a neighborhood together. For example, a morphology processing engine for 3×3 neighborhoods of binary pixel values needs to have an index value containing 9 bits, corresponding to a look-up table containing 512 different possible values. By setting the values in this look-up table, it is possible to choose an output value for each of the 512 possible input neighborhoods.
Iterative processing using different functions is an especially powerful technique. This sort of processing engine may be used to implement convex hull, various skeleton operators, operators that remove spatial noise, and many other operators which are useful for image processing and machine vision.1
1 Haralick, Robert M. and Shapiro, Linda G. “Computer and Robot Vision, Volume I”, Addison- Wesley, 1992.
Morphology processing is also applicable to gray-scale images, where each image pixel is represented by an intensity value. Most image processing and machine vision systems represent image intensity values using between 6 and 16-bit quantities. Implementing the morphology neighborhood functions using look-up tables is prohibitively expensive for these images, but several non-linear operators such as minimum and maximum may be implemented economically using appropriate processing hardware.
Used in conjunction with image arithmetic operations, morphology processing becomes even more useful. Image arithmetic may be used to implement a mask determining which pixels are to be processed. It may also be used to compare images with and without morphology processing, or images which have been subject to different processing steps.
One of the primary difficulties associated with morphology and other neighborhood-based processing is the fact that the processing function is only fully defined for pixels that have a complete complement of neighbors. Pixels that are adjacent to the boundary of the image have a number of neighbors which are outside of the image. The usual method of dealing with this problem is to produce a result image that is smaller than the original image. The original image must contain a quiet zone of background data surrounding the subject data to be processed.
The invention provides two specific improvements over existing apparatus and methods for performing morphology processing. First, the present invention provides a novel mechanism that permits a “mask” to be directly incorporated into the image.
Second, the present invention provides a means of automatically providing background data to the processing engine for pixels outside the original image so that the result image is always the same size as the original image.
These and other improvements are implemented in an improved processor for performing morphology computations on one or more adjacent pixels. The improved morphology processor includes a data flow controller, which provides pixel data in groups of adjacent pixels and provides framing signals. The morphology processor also includes a neighborhood generator, which receives the pixel data and framing signals from the data flow controller and which generates neighborhood data and corresponding neighborhood pixel-valid signals. Also included is one or more neighborhood processor, which receives the neighborhood data along with the corresponding pixel-valid signals and which automatically inserts background data for processing in place of invalid neighborhood pixels.
This invention incorporates a mask into a binary image by processing binary images or image data which are encoded using two bits rather than the usual one. The second bit is defined to be a “mask enable” data bit, which directs the processing machinery (processing “engine”) to pass the original data through to the output image regardless of the processing result for that pixel. This invention is particularly useful because the masked pixel data is permitted to participate in the computation of all of its neighboring pixels' results. This permits the use of “always 0” and “always 1” values in addition to the usual “0” and “1” values.
The invention also facilitates the morphology processing of both binary and gray-scale images by providing automatic background generation. For binary images, the background may be defined to have a value of “0” or “1”. This value is provided to the processing engine in place of all of the pixels which lie outside the original image. For gray-scale images, the minimum or maximum possible value is provided to the processing engine in place of all of the pixels which lie outside of the original image, effectively eliminating these values from consideration when the minimum or maximum of the neighborhood pixels is computed. The determination of whether a pixel is outside of the original image is implemented using the framing signals provided by the data flow controller along with the image data.
For example, when a “start of row” signal is asserted, the left-most pixel to be processed is known to be on the left boundary of the incoming image data. In this case, the neighborhood pixels to the left of this left-most pixel are outside the original image and the background value is provided to the processing engine for these neighborhood pixel values.
FIG. 1 is a schematic diagram which shows the relationship between the data flow controller, the neighborhood generator, and the neighborhood processor;
FIG. 2 is a more detailed schematic diagram which illustrates the internal organization of the neighborhood processor according to the present invention;
FIG. 3 is a block diagram which shows how the background value is inserted for processing for binary images according to one feature of the present invention;
FIG. 4 is a block diagram which illustrates how the background value is inserted for processing for gray-scale images in accordance with the present invention; and
FIG. 5 is a block diagram showing an implementation of the integral mask for binary morphology according to the present invention.
The improved morphology processor 100, FIG. 1, which is the subject of this invention, is preferably implemented as a digital circuit within a larger image processing integrated circuit, although this is not a limitation of the present invention.
A data flow controller 102 (described as alignment unit (50) in co-pending application Ser. No. 08/953,742) provides pixel data 112 in groups of four adjacent pixels, along with framing signals 114 including start-of-row signal 114 a, end-of-row signal 114 b, and end-of-frame signal 114 c. The groups of four adjacent pixels include four (4) eight-bit wide pixels [31:24], [23:16], [15:8] and [7:0], which together form a single 32 bit wide memory word [31:0]. The data flow controller 102 also provides input pixel valid signals [3:0] 116 corresponding to the four adjacent input pixels. However, even absent input pixel valid signals, the improved morphology processor of the present invention generates valid signals using neighborhood generator 120.
The neighborhood generator internally recycles the image data 112 through first and second row FIFO (first-in, first-out) memories 122 and 124. The valid signals are determined as follows:
When the first row of data arrives at the neighborhood generator 120 from the data flow controller 102, the data enters the “bottom” row of the neighborhood. Therefore, only pixels in the bottom row of the neighborhood (pixels labeled as p20, p21, p22, p23, p24, p25) are valid. When the end of the first row is signaled, valid data from the first row starts coming out of the first row FIFO 122 and enters the “middle” row of the neighborhood as the second row arrives. Thus, neighborhood pixels in the middle row (labeled as pixels p10, p11, p12, p13, p14, p15) are now valid. When the end of the second row is signaled, valid data from the second row FIFO 124 enters the “top” row of the neighborhood as the third row arrives. Thus, neighborhood pixels in the top row, (labeled as pixels p00, p01, p02, p03, p04, p05) are now valid. Starting with the third row, all rows of the neighborhood are valid until the last row is signaled by an end-of-frame signal.
After the last row, the neighborhood generator 120 continues to run for one more row, but pixels in the bottom row of the neighborhood p20, p21, p22, p23, p24, p25 are not valid because no new data is arriving. At the beginning of each row, the left-most group of neighborhood pixels p00, p10, p20 are invalid. At the end of each row, the right most group of neighborhood pixels p05, p15, p25 are invalid.
The net result to this logic is that the neighborhood generator 120 runs for one additional row-time after the image finishes arriving, and pixels in the “middle” row of the neighborhood are valid starting when the second row of image data arrives from the data flow controller 100.
The neighborhood processor 140 runs whenever pixels in the middle row of the neighborhood are valid. Thus, the first row of results is generated as the second row of data arrives. The pixel valid signals are synchronized with the neighborhood pixel data at all times and are used by the processing units to insert background data in place of invalid neighborhood pixel values.
Turning now to FIG. 2, one preferred embodiment of the neighborhood processor 140 is shown, which includes four individual neighborhood processors 140 a-140 d. This embodiment allows for the simultaneous processing of four individual pixel neighborhoods. In this embodiment, the 8-bit neighborhood values generated by neighborhood generator 120, FIG. 1, (p00, p01, p02, p03, p04, p05; p10, p11, p12, p13, p14, p15; and p20, p21, p22, p23, p24, p25) (commonly indicated by data line 144) along with their corresponding pixel valid signals (v00, v01, v02, v03, v04, v05; v10, v11, v12, v13, v14, v15; and v20, v21, v22, v23, v24, v25) (commonly indicated by data line 146) are input into the neighborhood processor 140. Each individual 3×3 pixel neighborhood included therein is individually processed by one of the four individual neighborhood processors.
For example, a first 3×3 neighborhood of pixel data including top, middle and bottom rows of pixel data for pixels p00, p01, p02; p10, p11, p12; and p20, p21, p22, respectively, 144 a is processed by neighborhood processor 0, 140 a. Individual neighborhood processor 0 140 a also receives neighborhood pixel valid signals (v00, v01, v02; v10, v11, v12; and v20, v21, v22) 146 a from neighborhood generator 120 of FIG. 1, which it uses to determine when to use background data in place of invalid neighborhood pixel values in a computation. Similarly, the remaining three neighborhoods of pixel data 144 b-d and their corresponding pixel valid signals 146 b-d are processed by the other three individual neighborhood processors 1-3 140 b-d. Thus, the output 154 from the neighborhood processors 140 will be four groups of four adjacent pixels including pixels [31:24], [23:16], [15:3] and [7:0], which, in the same way as the original output from the data flow controller 100 of FIG. 1, form a 32 bit wide memory word [31:0] 154. This processed memory word 154 is then output back to the data flow controller 102 for further vision system processing and/or storage.
As is more clearly illustrated in FIG. 3, for binary morphology processing, background values for pixel data are stored in a background value register 142 in the neighborhood processor 140. The neighborhood processor also includes a validity checker 148 which, in the preferred embodiment, is implemented as a multiplexer. When the validity checker 148 receives an input binary pixel data bit 145 (which, by definition, is either a 0 or 1) it checks the valid pixel bit 147 corresponding to the input binary pixel.
If the pixel valid bit is a 1, which indicates that the input pixel is valid, the processor forwards the input binary pixel value to the binary morphology processor for morphology processing as a binary pixel output value 149. On the other hand, if the validity checker 148 sees a pixel valid bit 147 equal to 0, which indicates an invalid pixel, the validity checker 148 retrieves the background value for the invalid neighborhood pixel values from background value register 142 and uses those values in the binary morphology processing computations.
For gray-scale minimum/maximum processing, the background value is chosen such that it will not contribute to the result. For example, when performing a “min” operation, the background value is set to the maximum possible value thus insuring that one of the valid pixels will be chosen as the minimum value result.
FIG. 4 illustrates a preferred embodiment of a gray scale morphology processor which includes a background value register 142 a which includes a background value of 255 for minimum and a value of 0 for maximum. In this embodiment, input gray-scale pixel data 150 comprises input gray scale pixel data which has a value range of between 0 and 255. Upon receipt of such input pixel data, validity checker 148 a (implemented in the preferred embodiment as a multiplexer) checks the input pixel valid bit(s) 151 corresponding to the input pixel data 150. If the pixel valid bit is a 1, which indicates that the input pixel is valid, the multiplexer 148 forwards the input gray scale pixel data value 150 to the gray scale morphology processor as gray scale pixel value 153. If the pixel valid bit is a 0, which indicates that the input pixel is not valid, the multiplexer 148 forwards the background value 142 a to the gray scale morphology processor as gray scale pixel value 153.
The system also includes a binary morphology embedded mask implementation 175, which is shown in FIG. 5. When performing binary morphology processing, the input neighborhood pixel data 160 may include 8-bit values, the bottom two bits of which are used for binary morphology processing. The first of the two bottom bits 162 contains the binary image value for a particular neighborhood. The second of the two bottom bits 164 is a mask protection bit for its associated neighborhood, which may be set to “mask” or “protect” the neighborhood pixel value.
In the morphology processing operation, an integer index value 166 is formed by concatenating the input neighborhood data (p00, p01, p02, p10, p11, p12, p20, p21, p22). The thus formed integer index value 166 is then input into a binary function look-up table 168 having 512 locations. Based on the input integer index value, a result value 170 is retrieved from the look-up table 168 and is sent to masker 172. The masker 172 then inspects the mask protection bit 164 for the neighborhood being processed. The mask protection bit 164 may be either a 0, which indicates that the mask is disabled (not set), or a 1, which indicates that the neighborhood is to be “masked” during the binary morphology operation.
If the mask protection bit is not set (i.e.=0), then the image value bit participates in the computation of morphology results through the binary function look-up table and the masker outputs a final binary result 174 equal to the result value 170 retrieved from the look-up table 168. On the other hand, when the mask protection bit is set (i.e.=1), the masker 172 copies the original binary pixel value for the neighborhood 162 as the final binary result 174 regardless of the result of the neighborhood function computation.
Accordingly, the present invention provides a useful and novel morphology system and method for performing morphology processing on data such as image data.
Modifications and substitutions by one of ordinary skill in the art are considered to be within the scope of the present invention which is not to be limited except by the claims which follow.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4395697 *||15 Aug 1980||26 Jul 1983||Environmental Research Institute Of Michigan||Off-image detection circuit for an image analyzer|
|US4791675 *||31 Dec 1985||13 Dec 1988||Schlumberger Systems And Services, Inc.||VSP Connectivity pattern recognition system|
|US4797806 *||19 Feb 1987||10 Jan 1989||Gtx Corporation||High speed serial pixel neighborhood processor and method|
|US5091972 *||17 Sep 1990||25 Feb 1992||Eastman Kodak Company||System and method for reducing digital image noise|
|US5623624 *||20 Dec 1994||22 Apr 1997||Micron Technology, Inc.||Memory control architecture for high speed transfer options|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US20050175253 *||22 Jan 2002||11 Aug 2005||National University Of Singapore||Method for producing cloud free and cloud-shadow free images|
|US20120182321 *||22 Nov 2011||19 Jul 2012||Sony Corporation||Image converter, image conversion method, program and electronic equipment|
|U.S. Classification||382/308, 382/205|
|International Classification||G06T1/60, G06T5/20, H04L12/44, G06F13/40|
|Cooperative Classification||G06F13/4027, G06T1/60, G06T5/20, H04W4/00, H04L12/44|
|European Classification||H04W4/00, G06T1/60, H04L12/44, G06F13/40D5, G06T5/20|
|1 Dec 2004||REMI||Maintenance fee reminder mailed|
|2 May 2005||FPAY||Fee payment|
Year of fee payment: 4
|2 May 2005||SULP||Surcharge for late payment|
|29 Sep 2005||AS||Assignment|
Owner name: ROBOTIC VISION SYSTEMS, INC., NEW HAMPSHIRE
Free format text: MERGER;ASSIGNOR:ACUITY IMAGING, LLC.;REEL/FRAME:016844/0593
Effective date: 20000927
|30 Sep 2005||AS||Assignment|
Owner name: ACUITY CIMATRIX, INC., NEW HAMPSHIRE
Free format text: CHANGE OF NAME;ASSIGNOR:ROBOTIC VISION SYSTEMS, INC.;REEL/FRAME:016844/0879
Effective date: 20050323
Owner name: ACUITY IMAGING, L.L.C., NEW HAMPSHIRE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WILT, MICHAEL J.;REEL/FRAME:016844/0644
Effective date: 20050808
|10 Nov 2005||AS||Assignment|
Owner name: SIEMENS ENERGY AND AUTOMATION, INC., NEW JERSEY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACUITY CIMATRIX CORPORATION;REEL/FRAME:016761/0397
Effective date: 20051003
|14 Oct 2008||FPAY||Fee payment|
Year of fee payment: 8
|9 Jan 2009||AS||Assignment|
Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS ENERGY & AUTOMATION, INC.;REEL/FRAME:022084/0203
Effective date: 20081218
|10 Apr 2009||AS||Assignment|
Owner name: MICROSCAN SYSTEMS, INC., WASHINGTON
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT;REEL/FRAME:022529/0499
Effective date: 20090116
|15 Nov 2012||FPAY||Fee payment|
Year of fee payment: 12