|Publication number||US7409473 B2|
|Application number||US 11/022,462|
|Publication date||Aug 5, 2008|
|Filing date||Dec 21, 2004|
|Priority date||Dec 21, 2004|
|Also published as||CN101120414A, EP1829042A1, US20060136687, WO2006068963A1|
|Publication number||022462, 11022462, US 7409473 B2, US 7409473B2, US-B2-7409473, US7409473 B2, US7409473B2|
|Inventors||Kevin M. Conley, Peter John Smith|
|Original Assignee||Sandisk Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (74), Non-Patent Citations (7), Referenced by (99), Classifications (10), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention pertains to the field of semiconductor non-volatile data storage system architectures and their methods of operation, and has application to data storage systems based on flash electrically erasable and programmable read-only memories (EEPROMs) and other types of memory system.
A common application of flash EEPROM devices is as a mass data storage subsystem for electronic devices. Such subsystems are commonly implemented as either removable memory cards that can be inserted into multiple host systems or as non-removable embedded storage within the host system. In both implementations, the subsystem includes one or more flash devices and often a subsystem controller.
Flash EEPROM devices are composed of one or more arrays of transistor cells, each cell capable of non-volatile storage of one or more bits of data. Thus flash memory does not require power to retain the data programmed therein. Once programmed however, a cell must be erased before it can be reprogrammed with a new data value. These arrays of cells are partitioned into groups to provide for efficient implementation of read, program and erase functions. A typical flash memory architecture for mass storage arranges large groups of cells into erasable blocks, wherein a block contains the smallest number of cells (unit of erase) that are erasable at one time.
In one commercial form, each block contains enough cells to store one sector of user data plus some overhead data related to the user data and/or to the block in which it is stored. The amount of user data included in a sector is the standard 512 bytes in one class of such memory systems but can be of some other size. Because the isolation of individual blocks of cells from one another that is required to make them individually erasable takes space on the integrated circuit chip, another class of flash memories makes the blocks significantly larger so there is less space required for such isolation. But since it is also desired to handle user data in much smaller sectors, each large block is often further partitioned into individually addressable pages that are the basic unit for reading and programming user data; although the size of a write page need not be the same as the size of a read page, in the following they are treated as being the same in order to simplify the discussion. Each page usually stores one sector of user data, but a page may store a partial sector or multiple sectors. A “sector” is used herein to refer to an amount of user data that is transferred to and from the host as a unit.
The subsystem controller in a large block system performs a number of functions including the translation between logical addresses (LBAs) received by the memory sub-system from a host, and physical block numbers (PBNs) and page addresses within the memory cell array. This translation often involves use of intermediate terms for a logical block number (LBN) and logical page. The controller also manages the low level flash circuit operation through a series of commands that it issues to the flash memory devices via an interface bus. Another function the controller performs is to maintain the integrity of data stored to the subsystem through various means, such as by using an error correction code (ECC).
If desired, a plurality of arrays 400, together with related X decoders, Y decoders, program/verified circuitry, data registers, and the like are provided, for example as taught by U.S. Pat. No. 5,890,192, issued Mar. 30, 1999, and assigned to SanDisk Corporation, the assignee of this application, which is hereby incorporated by this reference. Related memory system features are described in U.S. Pat. No. 6,426,893, issued Jul. 30, 2002, and assigned to SanDisk Corporation, the assignee of this application, which application is also expressly incorporated herein by this reference. These patents describe having multiple semi-autonomous arrays, referred to as planes or “quads” on a single memory chip.
The external interface I/O bus 411 and control signals 412 can include the following:
Used to activate flash memory interface.
Used to indicate the I/O bus is being used
to transfer data from the memory array.
Used to indicate the I/O bus is being used
to transfer data to the memory array.
Indicates that the I/O bus is being used to
transfer address information.
Indicates that the I/O bus is being used to
transfer command information.
This I/O bus is used to transfer data
between controller and the flash memory
command, address and data registers of the
memory control 450.
In addition to these signals, it is also typical that the memory have a means by which the storage subsystem controller may determine that the memory is busy performing some task. Such means could include a dedicated signal or a status bit in an internal memory register that is accessible while the memory is busy.
This interface is given only as an example as other signal configurations can be used to give the same functionality.
Data is transferred from the memory array through the data register 404 to an external controller via the data registers' coupling to the I/O bus IO[7:0] 411. The data register 404 is also coupled the sense amplifier/programming circuit 454. The number of elements of the data register coupled to each sense amplifier/programming circuit element may depend on the number of bits stored in each storage element of the memory cells, flash EEPROM cells each containing one or more floating gates as the storage elements. Each storage element may store a plurality of bits, such as 2 or 4, if the memory cells are operated in a multi-state mode. Alternatively, the memory cells may be operated in a binary mode to store one bit of data per storage element.
The row decoder 401 decodes row addresses for the array 400 in order to select the physical page to be accessed. The row decoder 401 receives row addresses via internal row address lines 419 from the memory control logic 450. A column decoder 402 receives column addresses via internal column address lines 429 from the memory control logic 450.
The controller 301 receives a command from the host to read or write one or more sectors of user data starting at a particular logical address. This address may or may not align with the first physical page in a block of memory cells.
In some prior art systems having large capacity memory cell blocks that are divided into multiple pages, the data from a block that is not being updated needs to be copied from the original block to a new block that also contains the new, updated data being written by the host. In other prior art systems, flags are recorded with the user data in pages and are used to indicate that pages of data in the original block that are being superceded by the newly written data are invalid. A mechanism by which data that partially supercedes data stored in an existing block can be written without either copying unchanged data from the existing block or programming flags to pages that have been previously programmed is described in U.S. Pat. No. 6,763,424, which application is expressly incorporated herein by this reference.
Non-volatile memory systems of this type are being applied to a number of applications, particularly when packaged in an enclosed card that is removable connected with a host system. Current commercial memory card formats include that of the Personal Computer Memory Card International Association (PCMCIA), CompactFlash (CF), MultiMediaCard (MMC) and Secure Digital (SD). Other systems include USB devices, such as memory cards including cards with two sets of contacts, such as those described in U.S. patent application Ser. No. 10/826,801 and U.S. Ser. No. 10/826,796, both filed Apr. 16, 2004, and hereby incorporated by reference. One supplier of these cards is SanDisk Corporation, assignee of this application. Host systems with which such cards are used include personal computers, notebook computers, hand held computing devices, cameras, audio reproducing devices, and the like. Flash EEPROM systems are also utilized as bulk mass storage embedded in host systems.
Such non-volatile memory systems include one or more arrays of floating-gate memory cells and a system controller. The controller manages communication with the host system and operation of the memory cell array to store and retrieve user data. The memory cells are grouped together into blocks of cells, a block of cells being the smallest grouping of cells that are simultaneously erasable. Prior to writing data into one or more blocks of cells, those blocks of cells are erased. User data are typically transferred between the host and memory array in sectors. A sector of user data can be any amount that is convenient to handle, preferably less than the capacity of the memory block, often being equal to the standard disk drive sector size, 512 bytes. In one commercial architecture, the memory system block is sized to store one sector of user data plus overhead data, the overhead data including information such as an error correction code (ECC) for the user data stored in the block, a history of use of the block, defects and other physical information of the memory cell block. Various implementations of this type of non-volatile memory system are described in the following United States patents and pending applications assigned to SanDisk Corporation, each of which is incorporated herein in its entirety by this reference: U.S. Pat. Nos. 5,172,338, 5,602,987, 5,315,541, 5,200,959, 5,270,979, 5,428,621, 5,663,901, 5,532,962, 5,430,859 and 5,712,180, and application Ser. No. 08/910,947, filed Aug. 7, 1997, and Ser. No. 09/343,328, filed Jun. 30, 1999. Another type of non-volatile memory system utilizes a larger memory cell block size that stores multiple sectors of user data.
One architecture of the memory cell array conveniently forms a block from one or two rows of memory cells that are within a sub-array or other unit of cells and which share a common erase gate. U.S. Pat. Nos. 5,677,872 and 5,712,179 of SanDisk Corporation, which are incorporated herein in their entirety, give examples of this architecture. Although it is currently most common to store one bit of data in each floating gate cell by defining only two programmed threshold levels, the trend is to store more than one bit of data in each cell by establishing more than two floating-gate transistor threshold ranges. A memory system that stores two bits of data per floating gate (four threshold level ranges or states) is currently available, with three bits per cell (eight threshold level ranges or states) and four bits per cell (sixteen threshold level ranges) being contemplated for future systems. Of course, the number of memory cells required to store a sector of data goes down as the number of bits stored in each cell goes up. This trend, combined with a scaling of the array resulting from improvements in cell structure and general semiconductor processing, makes it practical to form a memory cell block in a segmented portion of a row of cells. The block structure can also be formed to enable selection of operation of each of the memory cells in two states (one data bit per cell) or in some multiple such as four states (two data bits per cell), as described in SanDisk Corporation U.S. Pat. No. 5,930,167, which is incorporated herein in its entirety by this reference.
In addition to increasing the capacity of such non-volatile memories, there is a search to also improve such memories by increasing their performance and decreasing their susceptibility to error. Memories such as those described above that utilize large block management techniques perform a number of data management techniques on the memory's file system, including garbage collection, in order to use the memory area more effectively. Such garbage collection schemes involve a data relocation process including reading data from one (or more) locations in the memory and re-writing it into another memory location. (In addition to many of the above incorporated references, garbage collection is discussed further in, for example, “A 125-mm2 1-Gb NAND Flash Memory With 10-MByte/s Program Speed”, by K. Imamiya, et al., IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, November 2002, pp. 1493-1501, which is hereby incorporated in its entirety by this reference.) This data relocation time is a main contributor to all garbage collection routines. Prior art methods describe the data relocation operation as a consecutive data read, then data integrity check and error correction, if necessary, before writing the data to a new location, so that there is a high constant performance penalty of data transfer and verification. In the case of data error, additional time must be spent to correct the data before write.
Other prior art methods exploit an on-chip copy feature, writing the data from one location to another without a pre-check of the data integrity. Such a method is described, for example, in “High Performance 1-Gb NAND Flash Memory With 0.12 μm Technology”, by J. Lee, et al., IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, November 2002, pp. 1502-1509, which is hereby incorporated in its entirety by this reference. The integrity check is done concurrently with the data write so that, in the case of error, there is a high probability of the need to rewrite the entire block with a high penalty in performance and time-out/latency.
A particular on-chip copy mechanism, shown in
According to the prior art, when, from time to time, flash memory media management algorithms need to copy data from one location to another in the flash memory array, there are two basic methods used to achieve this. The first method is to read data from the array to a buffer, transfer the data to the controller and then transfer back from the controller to the new location in flash before programming. The second method is to read the data from the array to the buffer and then program directly back into a new array location. The second method is referred to as on-chip copy.
The second method gives a shorter copy time because there is no transfer from controller to flash. With high levels of read and programming parallelism, the differences can be significant. However, the performance comes at a penalty of flexibility. On-chip copy mechanisms currently restrict operation to copying within a plane, so that it is not possible to transfer data between two different chips or between two planes on the same chip. This means that either data must be organized such that it will always be copied between two locations in the same plane of the same chip or separate reads and writes must be used. The latter approach results in performance that varies according to the location of the source and target for the data. A potentially large amount of buffering is required in the controller to allow parallel operation in the flash chips.
Consequently, the operation of such memory systems could be greatly improved if data relocation operations could be extended to allow relocations between different planes or chips without the need to buffer the data in the controller. This is particularly true for memory systems relying upon large block data structures, where such garbage collection operations place large demands on the management of the memory.
According to one principal aspect of the present invention, briefly and generally, the on-chip copy process is extended so that the data may be copied between two blocks that may be on different chips, different planes on the same chip, or the same plane of the same chip. More specifically, the methods described here provide a single data copying mechanism that allows data to be copied between any two locations in a memory system. The performance for the copy is the same as for traditional on-chip copy as it is commonly implemented. By removing the restrictions on data location, improvements in algorithm operation can be made that reduce the frequency of copying data.
More specifically, the present invention extends on-chip copy to chip-to-chip copies and between arrays on the same chip without having to temporarily store the relocated data set in the controller. The described methods can be used for copying between arrays on a common data bus as well in topologies where arrays are connected to the systems controller through distinct data busses. In a particular multi-bus embodiment, the relocated data set is transferred in the controller a word at time between the bus of the source array and the bus of the destination array. A unified set of commands is presented to cover all of the described cases. An exemplary embodiment uses an EDO-type timing.
According to another aspect of the present invention, selected portions of the relocated data, such as chosen words in a transferred page, can be updated in the controller on the fly. For example, this can be used to update the header portion of a page as part of the relocation process. In addition to transferring a data set directly from a read buffer of a source array to a write buffer of a destination array, the data set can concurrently be copied, if desired, into the controller where an error detection and correction operation can be performed on it.
In an exemplary embodiment, data of a relocated data page is placed on the data bus from the source buffer a word at a time, from where it is read off by the destination buffer during the same cycle. The process begins with the controller issuing a command and source address to a selected array and a command and destination address to a selected destination array, which can be the same array, a different plane on the same chip, or on a different chip. In the multi-chip case, the command sequence results in having multiple chips active on the same bus at the same time. The controller then toggles the read enable and write enable signals as the page to be relocated is transferred a word at a time. Upon completion, the controller disables the destination and source as needed.
Additional aspects, features and advantages of the present invention are included in the following description of exemplary embodiments, which description should be read in conjunction with the accompanying drawings.
In a first aspect, the present invention generalizes the copy operation to allow data to be copied between two memory blocks that may be on two different chips, on two planes on the same chip, or as well as on the same plane of the same chip. Consequently, the methods described here provide a single data copying mechanism that allows data to be copied between any two locations in a flash or other memory array. The performance for the more general copy is the same as for on-chip copy as it is generally applied in the prior art. Removing the restrictions on data location, result in improved algorithm operations that reduce the frequency of copying data.
Generally, the method described here allows data in memory block to be copied to another memory block that may be:
The process is first described for an off-chip copy between different chips.
Two examples are given below that illustrate the general flow of commands for a somewhat simplified implementation; the detailed operation of a real device might differ from the examples. These examples are followed by a more detailed look at the interface timing.
As a first example, consider the operation of copying a sector from chip 1 to chip 2. This is shown in
In this discussion of copying a sector from one chip to another chip, as well in the following discussion where the source and destination locations are both in the same chip, the implicit assumption is that the destination location is not busy with other operations. Depending on device design, however, these techniques can readily extend to the case where the destination may be may be busy programming data from a previous operation. There exist a number of devices that allow, during non-copy operations, the transfer of data for a following program operation prior to completing a current programming operation. This sort of operation pipelining is known as “cached write” and can be combined with the data relocation techniques of the present invention. For example, in a memory design providing such a mechanism, data relocation using cached copying can be achieved within a single chip by allowing a read to interrupt a program. More detail on such overlapped operations are described in U.S. patent application Ser. No. 10/081,375 filed Feb. 22, 2002, and Ser. No. 10/846,289 filed May 13, 2004, and U.S. Pat. No. 6,134,145, all of which are hereby incorporated by reference.
In a second example, the source and destination locations are both in chip 1. This is shown in
The process begins by copying a data set from the source location in array 1 into data register(s) 1 associated with array 1. This can be a single register, a more common master-slave arrangement (as in
The data read from the source location is also to be transferred to the controller to be checked and, if needed, corrected. This transfer to a buffer in the controller can occur concurrently with the transfer between data registers and is consequently also labeled as (2). If an error is found in the data set and it is to be corrected, the copy of the data set in the controller's buffer is corrected using the error correction code (ECC). Once corrected, the data set can be sent to data register(s) 2 in step (2′), so that the corrected values can be written to the new location.
When this transfer to the controller is included, it can either be part of all relocations (similar to that described above with respect to
As discussed below with respect to
Once a copy of data is in the write register of the destination array, whether directly from the source array's read buffer, (in corrected form) from the controller, or directly from the source array's read buffer but with some words of the data set modified, it is written into the destination location.
Various aspects of the present invention will be illustrated further through several timing diagrams of exemplary embodiments. Returning to
In another embodiment, these timing issues could be overcome by having the source flash chip continue to drive the I/O bus whilst RE is high, similar to the way that EDO (extended drive output) DRAM interfaces operate. The timing for this EDO like scheme (for the direct source to destination copy only) is shown in
With EDO like timing, the source flash chip enables its I/O drivers on the falling edge of \RE when ALE, CLE and \CE are low. The flash chip outputs are driven continuously as long as ALE, CLE and \CE remain low.
If it were necessary to modify any data in the EDO like read timing, the flash chip outputs would be disabled. The timing for such operations is shown in
If there is no data modification during the data transfer, the sequence for EDO like read timing looks much the same as for
With the scheme as described so far, the optimal performance for copying a block of data will only be reached if the maximum array read and array program parallelism can be achieved. If no constraint is placed on the alignment of data to planes, it would be beneficial to allow array reads to be pipelined with buffer reads using some form of cached read operation. Existing cached reads typically operate on sequential addresses; with two buffers in each plane, it should be possible to start a second array read on one or more planes before transferring data from the first read. In this way, array reads can operate in parallel with data transfers.
For the exemplary embodiment, the interface logic inside the flash chips would be modified from the typical interface logic in order to support the methods described. The extent of the changes would depend on the level of optimization required. The simplest scheme would only allow copy between two chips; this could then make use of existing buffer structures. To support copying back to the source chip, there may be cases where the buffer structures would need modification; in some embodiments, additional buffers may be used. Pipelining of array reads with data transfers may in some cases use extra buffers over and above those provided in existing designs.
The described methods allow very flexible, high performance relocation of data whilst checking and modifying the data on the fly. In additional embodiments, further enhancements could be applied to the array read operations that would allow optimal data copying in all cases. In some cases, these methods would use changes to the operation of flash memory control logic.
The description so far has largely assumed that when the data relocation is between arrays on different chips, that the same bus connects the chips to each other. The methods described to copy data between two memory chips that share a common data bus can be extended to copying data between memory chips on separate busses. This would be the case when, for example, the source and destination memory arrays are not on the same bus and connected to a controller via separate data busses. A modification to the controller design would allow the methods described to be extended to cover this new architecture.
Adding the direct connections of the crossbar switch between buses allows a single protocol to be used for copying data between any two locations in a flash memory array independently of the number flash buses involved. As with the single bus case, selected portions of the data set can be modified as part of the transfer process, with extensions to
As mentioned above, the discussion so far has referred mainly to embodiments based on flash EEPROM memory cells and have been described with respect to the type of cell that utilizes conductive floating gates as charge storage elements. However, the various aspects of the present invention can be used in conjunction with the various alternate non-volatile memory technologies (such as thin film, MRAM, FRAM, NMOS, etc.) described in U.S. patent application Ser. No. 10/841,379 filed May 7, 2004, which is hereby incorporated by reference. For example, the invention may also be implemented in a system that uses a charge trapping dielectric as the storage elements in individual memory cells in place of floating gates. Dielectric storage elements are also discussed further in the U.S. patent application serial number U.S. Ser. No. 10/280,352, filed Oct. 25, 2002, which is hereby incorporated by this reference.
Although the invention has been described with respect to various exemplary embodiments, it will be understood that the invention is entitled to protection within the full scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4251863||Mar 15, 1979||Feb 17, 1981||Sperry Corporation||Apparatus for correction of memory errors|
|US5233616||Oct 1, 1990||Aug 3, 1993||Digital Equipment Corporation||Write-back cache with ECC protection|
|US5267242||Sep 5, 1991||Nov 30, 1993||International Business Machines Corporation||Method and apparatus for substituting spare memory chip for malfunctioning memory chip with scrubbing|
|US5274646||Apr 17, 1991||Dec 28, 1993||International Business Machines Corporation||Excessive error correction control|
|US5465235||Aug 30, 1994||Nov 7, 1995||Kabushiki Kaisha Toshiba||Non-volatile memory device with a sense amplifier capable of copying back|
|US5586285||Feb 19, 1993||Dec 17, 1996||Intel Corporation||Method and circuitry for increasing reserve memory in a solid state memory disk|
|US5692165 *||Sep 12, 1995||Nov 25, 1997||Micron Electronics Inc.||Memory controller with low skew control signal|
|US5734816||Mar 10, 1994||Mar 31, 1998||International Business Machines Corporation||Nonvolatile memory with flash erase capability|
|US5740394||Apr 23, 1997||Apr 14, 1998||Mitsubishi Denki Kabushiki Kaisha||Apparatus for transferring data divided into blocks with address boundaries|
|US5768194||Jun 7, 1995||Jun 16, 1998||Hitachi, Ltd.||Data line disturbance free memory block divided flash memory and microcomputer having flash memory therein|
|US5822245||Mar 26, 1997||Oct 13, 1998||Atmel Corporation||Dual buffer flash memory architecture with multiple operating modes|
|US5890192||Nov 5, 1996||Mar 30, 1999||Sandisk Corporation||Concurrent write of multiple chunks of data into multiple subarrays of flash EEPROM|
|US5893135 *||Dec 27, 1995||Apr 6, 1999||Intel Corporation||Flash memory array with two interfaces for responding to RAS and CAS signals|
|US5930167||Jul 30, 1997||Jul 27, 1999||Sandisk Corporation||Multi-state non-volatile flash memory capable of being its own two state write cache|
|US6012122||Dec 18, 1996||Jan 4, 2000||Samsung Electronics Co., Ltd.||Systems and methods for distinguishing between memory types|
|US6021463||Sep 2, 1997||Feb 1, 2000||International Business Machines Corporation||Method and means for efficiently managing update writes and fault tolerance in redundancy groups of addressable ECC-coded sectors in a DASD storage subsystem|
|US6029233 *||Jun 2, 1997||Feb 22, 2000||Bull, S.A.||Circuit for moving data between remote memories and computer comprising such a circuit|
|US6040997||Mar 25, 1998||Mar 21, 2000||Lexar Media, Inc.||Flash memory leveling architecture having no external latch|
|US6052815||Nov 14, 1997||Apr 18, 2000||Cirrus Logic, Inc.||ECC system for generating a CRC syndrome over randomized data in a computer storage device|
|US6101624||Jul 20, 1998||Aug 8, 2000||International Business Machines Corporation||Method and apparatus for detecting and correcting anomalies in field-programmable gate arrays using CRCs for anomaly detection and parity for anomaly correction|
|US6119260||Sep 29, 1997||Sep 12, 2000||Sanyo Electric Co., Ltd.||Decoder for executing error correction and error detection in parallel|
|US6181598||Nov 5, 1999||Jan 30, 2001||Hitachi, Ltd.||Data line disturbance free memory block divided flash memory and microcomputer having flash memory|
|US6222767||Feb 26, 1999||Apr 24, 2001||Intel Corporation||Synchronous page-mode non-volatile memory with burst order circuitry and method thereof|
|US6243291||Feb 15, 2000||Jun 5, 2001||Advanced Micro Devices, Inc.||Two-stage pipeline sensing for page mode flash memory|
|US6253250 *||Jun 28, 1999||Jun 26, 2001||Telocity, Incorporated||Method and apparatus for bridging a plurality of buses and handling of an exception event to provide bus isolation|
|US6266273||Aug 21, 2000||Jul 24, 2001||Sandisk Corporation||Method and structure for reliable data copy operation for non-volatile memories|
|US6282624||Nov 12, 1998||Aug 28, 2001||Seiko Epson Corporation||Non-volatile memory apparatus including first and second address conversion tables stored in volatile and nonvolatile memories for improved access at power up|
|US6295619||Nov 24, 1998||Sep 25, 2001||Intel Corporation||Method and apparatus for error management in a solid state disk drive|
|US6317371||Apr 4, 2001||Nov 13, 2001||Hitachi, Ltd.||Storage device with an error correction unit and an improved arrangement for accessing and transferring blocks of data stored in a non-volatile semiconductor memory|
|US6330185||Jan 23, 2001||Dec 11, 2001||Multi Level Memory Technology||High bandwidth multi-level flash memory using dummy memory accesses to improve precision when writing or reading a data stream|
|US6374337||Nov 16, 1999||Apr 16, 2002||Lexar Media, Inc.||Data pipelining method and apparatus for memory control circuit|
|US6388920||Jun 22, 2001||May 14, 2002||Hitachi, Ltd.||Semiconductor memory device having faulty cells|
|US6421279||Aug 13, 2001||Jul 16, 2002||Hitachi, Ltd.||Flash memory control method and apparatus processing system therewith|
|US6426893||Feb 17, 2000||Jul 30, 2002||Sandisk Corporation||Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks|
|US6449625||Apr 20, 1999||Sep 10, 2002||Lucent Technologies Inc.||Use of a two-way stack approach to optimize flash memory management for embedded database systems|
|US6456528||Sep 17, 2001||Sep 24, 2002||Sandisk Corporation||Selective operation of a multi-state non-volatile memory system in a binary mode|
|US6490649||Feb 28, 2002||Dec 3, 2002||Lexar Media, Inc.||Memory device|
|US6522586||Mar 26, 2002||Feb 18, 2003||Multi Level Memory Technology||Dynamic refresh that changes the physical storage locations of data in flash memory|
|US6525952||Apr 8, 2002||Feb 25, 2003||Sony Corporation||Recording system, data recording apparatus, memory apparatus, and data recording method|
|US6560143||Dec 28, 2001||May 6, 2003||Sandisk Corporation||Method and structure for efficient data verification operation for non-volatile memories|
|US6570809||Apr 17, 2002||May 27, 2003||Ememory Technology Inc.||Real-time multitasking flash memory with quick data duplication|
|US6581142||Sep 1, 2000||Jun 17, 2003||International Business Machines Corporation||Computer program product and method for partial paging and eviction of microprocessor instructions in an embedded computer|
|US6996003||Jun 14, 2004||Feb 7, 2006||Sandisk Corporation||Operating techniques for reducing program and read disturbs of a non-volatile memory|
|US7039781 *||Jul 23, 2002||May 2, 2006||Matsushtia Electric Industrial Co., Ltd.||Flash memory apparatus and method for merging stored data items|
|US7120051||Dec 14, 2004||Oct 10, 2006||Sandisk Corporation||Pipelined programming of non-volatile memories using early data|
|US7181485||Nov 26, 2001||Feb 20, 2007||Integrated Device Technology, Inc.||Variably delayable transmission of packets between independently clocked source, intermediate, and destination circuits while maintaining orderly and timely processing in one or both of the intermediate and destination circuits|
|US7266747||Oct 29, 2003||Sep 4, 2007||Mosaid Technologies Incorporated||Error correction scheme for memory|
|US20020124143||Oct 5, 2001||Sep 5, 2002||Compaq Information Technologies Group, L.P.||System and method for generating cache coherence directory entries and error correction codes in a multiprocessor system|
|US20030065899||Sep 27, 2002||Apr 3, 2003||Gorobets Sergey Anatolievich||Memory system sectors|
|US20030070036||Sep 27, 2002||Apr 10, 2003||Gorobets Sergey Anatolievich||Memory system for data storage and retrieval|
|US20030099134||Nov 18, 2002||May 29, 2003||M-Systems Flash Disk Pioneers, Ltd.||Detecting partially erased units in flash devices|
|US20030163629||Feb 22, 2002||Aug 28, 2003||Conley Kevin M.||Pipelined parallel programming operation in a non-volatile memory system|
|US20030169630||Feb 6, 2003||Sep 11, 2003||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory device|
|US20030477297||Title not available|
|US20040001356||Jun 12, 2003||Jan 1, 2004||Fujitsu Limited||Semiconductor memory|
|US20040027857||Mar 27, 2003||Feb 12, 2004||Mitsubishi Denki Kabushiki Kaisha||Nonvolatile semiconductor memory device allowing high speed data transfer|
|US20060156189||Dec 21, 2004||Jul 13, 2006||Andrew Tomlin||Method for copying data in reprogrammable non-volatile memory|
|DE246857C||Title not available|
|EP0615184A2||Mar 9, 1994||Sep 14, 1994||International Business Machines Corporation||Nonvolatile memory|
|EP0735491A2||Apr 1, 1996||Oct 2, 1996||Nec Corporation||DMA controller|
|EP1008940A2||Nov 23, 1999||Jun 14, 2000||Network Virtual Systems Inc.||Intelligent and adaptive memory and methods and devices for managing distributed memory systems with hardware-enforced coherency|
|GB2034942A||Title not available|
|JP2001297447A||Title not available|
|JP2002229924A *||Title not available|
|JPH113290A||Title not available|
|JPH05282883A||Title not available|
|KR20010037452A||Title not available|
|WO1998044420A1||Mar 31, 1998||Oct 8, 1998||Lexar Media, Inc.||Moving sectors within a block in a flash memory|
|WO2000049488A1||Feb 17, 2000||Aug 24, 2000||Memory Corporation Plc||Memory system|
|WO2000067137A1||Apr 25, 2000||Nov 9, 2000||Koninklijke Philips Electronics N.V.||Device for use as stand-alone device and as slave device in a data bus system|
|WO2002049039A2||Nov 13, 2001||Jun 20, 2002||Sandisk Corporation||Techniques for operating non-volatile memory systems with data sectors having different sizes than the sizes of the pages and/or blocks of the memory|
|WO2002058074A2||Jan 7, 2002||Jul 25, 2002||Sandisk Corporation||Partial block data programming and reading operations in a non-volatile memory|
|WO2003029951A2||Sep 27, 2002||Apr 10, 2003||Lexar Media, Inc.||Non-volatile memory control|
|WO2003069627A1||Feb 5, 2003||Aug 21, 2003||Advanced Micro Devices, Inc.||Partial page programming of multi level flash semiconductor memory|
|1||*||Derwent Abstract of JP-229924A, Derwent acc. No. 2002-639959, 2002.|
|2||Imamiya et al., "A 125-mm<SUP>2 </SUP>1-Gb NAND Flash Memory with 10/Mbyte/s Program Speed," IEEE Journal of Solid State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.|
|3||Lee et al., "High-Performance 1-Gb NAND Flash Memory with 0.12-mum Technology," Journal of Solid-State Circuits, Nov. 2002, vol. 37, No. 11, pp. 1502-1509.|
|4||Listing of Pending Claims for International Application No. PCT/US2005/045695, 4 pages.|
|5||Nakamura et al., "A Novel Sense Amplifier for Flexible Voltage Operation NAND Flash Memories," 1995 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 8-10, 1995, pp. 71-72.|
|6||Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration for International Application No. PCT/US2005/045695 mailed May 8, 2006, 10 pages.|
|7||Srisa-an et al., "Performance Enhancements to the Active Memory System," 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Sep. 16-18, 2002, pp. 249-256.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7697326||May 10, 2007||Apr 13, 2010||Anobit Technologies Ltd.||Reducing programming error in memory devices|
|US7706182||Dec 3, 2007||Apr 27, 2010||Anobit Technologies Ltd.||Adaptive programming of analog memory cells using statistical characteristics|
|US7751240||Jul 6, 2010||Anobit Technologies Ltd.||Memory device with negative thresholds|
|US7773413||Oct 5, 2008||Aug 10, 2010||Anobit Technologies Ltd.||Reliable data storage in analog memory cells in the presence of temperature variations|
|US7821826||Oct 30, 2007||Oct 26, 2010||Anobit Technologies, Ltd.||Memory cell readout using successive approximation|
|US7864573||Feb 23, 2009||Jan 4, 2011||Anobit Technologies Ltd.||Programming analog memory cells for reduced variance after retention|
|US7881107||Apr 12, 2010||Feb 1, 2011||Anobit Technologies Ltd.||Memory device with negative thresholds|
|US7900102||Dec 17, 2007||Mar 1, 2011||Anobit Technologies Ltd.||High-speed programming of memory devices|
|US7924587||Apr 12, 2011||Anobit Technologies Ltd.||Programming of analog memory cells using a single programming pulse per state transition|
|US7924613||Apr 12, 2011||Anobit Technologies Ltd.||Data storage in analog memory cells with protection against programming interruption|
|US7924648||Nov 27, 2007||Apr 12, 2011||Anobit Technologies Ltd.||Memory power and performance management|
|US7925936||Apr 12, 2011||Anobit Technologies Ltd.||Memory device with non-uniform programming levels|
|US7975192||Oct 30, 2007||Jul 5, 2011||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US7995388||Aug 9, 2011||Anobit Technologies Ltd.||Data storage using modified voltages|
|US8000135||Aug 16, 2011||Anobit Technologies Ltd.||Estimation of memory cell read thresholds by sampling inside programming level distribution intervals|
|US8000141||Aug 16, 2011||Anobit Technologies Ltd.||Compensation for voltage drifts in analog memory cells|
|US8001320||Aug 16, 2011||Anobit Technologies Ltd.||Command interface for memory devices|
|US8050086||May 10, 2007||Nov 1, 2011||Anobit Technologies Ltd.||Distortion estimation and cancellation in memory devices|
|US8055978 *||Jul 30, 2007||Nov 8, 2011||Samsung Electronics Co., Ltd.||Semiconductor memory system performing data error correction using flag cell array of buffer memory|
|US8059457||Mar 17, 2009||Nov 15, 2011||Anobit Technologies Ltd.||Memory device with multiple-accuracy read commands|
|US8060806||Aug 27, 2007||Nov 15, 2011||Anobit Technologies Ltd.||Estimation of non-linear distortion in memory devices|
|US8068360||Nov 29, 2011||Anobit Technologies Ltd.||Reading analog memory cells using built-in multi-threshold commands|
|US8085586||Dec 27, 2011||Anobit Technologies Ltd.||Wear level estimation in analog memory cells|
|US8132045||Jun 16, 2009||Mar 6, 2012||SanDisk Technologies, Inc.||Program failure handling in nonvolatile memory|
|US8145984||Mar 27, 2012||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US8151163||Dec 3, 2007||Apr 3, 2012||Anobit Technologies Ltd.||Automatic defect management in memory devices|
|US8151166||Feb 26, 2008||Apr 3, 2012||Anobit Technologies Ltd.||Reduction of back pattern dependency effects in memory devices|
|US8156398||Feb 3, 2009||Apr 10, 2012||Anobit Technologies Ltd.||Parameter estimation based on error correction code parity check equations|
|US8156403||May 10, 2007||Apr 10, 2012||Anobit Technologies Ltd.||Combined distortion estimation and error correction coding for memory devices|
|US8169825||Sep 1, 2009||May 1, 2012||Anobit Technologies Ltd.||Reliable data storage in analog memory cells subjected to long retention periods|
|US8174857||May 8, 2012||Anobit Technologies Ltd.||Efficient readout schemes for analog memory cell devices using multiple read threshold sets|
|US8174905||Mar 11, 2010||May 8, 2012||Anobit Technologies Ltd.||Programming orders for reducing distortion in arrays of multi-level analog memory cells|
|US8185687||Jan 28, 2011||May 22, 2012||Kabushiki Kaisha Toshiba||Semiconductor storage device and method of controlling semiconductor storage device|
|US8208304||Jun 26, 2012||Anobit Technologies Ltd.||Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N|
|US8209588||Jun 26, 2012||Anobit Technologies Ltd.||Efficient interference cancellation in analog memory cell arrays|
|US8225181||Nov 26, 2008||Jul 17, 2012||Apple Inc.||Efficient re-read operations from memory devices|
|US8228701||Feb 28, 2010||Jul 24, 2012||Apple Inc.||Selective activation of programming schemes in analog memory cell arrays|
|US8230300||Jul 24, 2012||Apple Inc.||Efficient readout from analog memory cells using data compression|
|US8234545||Jul 31, 2012||Apple Inc.||Data storage with incremental redundancy|
|US8238157||Apr 11, 2010||Aug 7, 2012||Apple Inc.||Selective re-programming of analog memory cells|
|US8239734||Aug 7, 2012||Apple Inc.||Efficient data storage in storage device arrays|
|US8239735||May 10, 2007||Aug 7, 2012||Apple Inc.||Memory Device with adaptive capacity|
|US8248831||Aug 21, 2012||Apple Inc.||Rejuvenation of analog memory cells|
|US8259497||Aug 6, 2008||Sep 4, 2012||Apple Inc.||Programming schemes for multi-level analog memory cells|
|US8259506||Sep 4, 2012||Apple Inc.||Database of memory read thresholds|
|US8261159||Oct 28, 2009||Sep 4, 2012||Apple, Inc.||Data scrambling schemes for memory devices|
|US8270246||Nov 4, 2008||Sep 18, 2012||Apple Inc.||Optimized selection of memory chips in multi-chips memory devices|
|US8307241||Nov 6, 2012||Sandisk Technologies Inc.||Data recovery in multi-level cell nonvolatile memory|
|US8369141||Mar 11, 2008||Feb 5, 2013||Apple Inc.||Adaptive estimation of memory cell read thresholds|
|US8385140 *||Feb 26, 2013||Advanced Micro Devices, Inc.||Memory elements having shared selection signals|
|US8397131||Dec 30, 2009||Mar 12, 2013||Apple Inc.||Efficient readout schemes for analog memory cell devices|
|US8400858||Aug 22, 2011||Mar 19, 2013||Apple Inc.||Memory device with reduced sense time readout|
|US8429493||Apr 16, 2008||Apr 23, 2013||Apple Inc.||Memory device with internal signap processing unit|
|US8447917||Mar 11, 2010||May 21, 2013||Mediatek Inc.||Flash memory devices and methods for controlling a flash memory device|
|US8456905||Dec 11, 2008||Jun 4, 2013||Apple Inc.||Efficient data storage in multi-plane memory devices|
|US8479080||Jun 24, 2010||Jul 2, 2013||Apple Inc.||Adaptive over-provisioning in memory systems|
|US8482978||Jun 28, 2011||Jul 9, 2013||Apple Inc.||Estimation of memory cell read thresholds by sampling inside programming level distribution intervals|
|US8495465||Sep 27, 2010||Jul 23, 2013||Apple Inc.||Error correction coding over multiple memory pages|
|US8498151||Aug 4, 2009||Jul 30, 2013||Apple Inc.||Data storage in analog memory cells using modified pass voltages|
|US8527819||Oct 12, 2008||Sep 3, 2013||Apple Inc.||Data storage in analog memory cell arrays having erase failures|
|US8570804||Sep 22, 2011||Oct 29, 2013||Apple Inc.||Distortion estimation and cancellation in memory devices|
|US8572311||Jan 10, 2011||Oct 29, 2013||Apple Inc.||Redundant data storage in multi-die memory systems|
|US8572423||Feb 6, 2011||Oct 29, 2013||Apple Inc.||Reducing peak current in memory systems|
|US8595591||Jul 6, 2011||Nov 26, 2013||Apple Inc.||Interference-aware assignment of programming levels in analog memory cells|
|US8599611||Sep 22, 2011||Dec 3, 2013||Apple Inc.||Distortion estimation and cancellation in memory devices|
|US8612665||Mar 30, 2007||Dec 17, 2013||Samsung Electronics Co., Ltd.||Memory system and data transfer method thereof|
|US8638624 *||Jul 30, 2012||Jan 28, 2014||Micron Technology, Inc.||Architecture and method for memory programming|
|US8645794||Jul 28, 2011||Feb 4, 2014||Apple Inc.||Data storage in analog memory cells using a non-integer number of bits per cell|
|US8677054||Dec 9, 2010||Mar 18, 2014||Apple Inc.||Memory management schemes for non-volatile memory devices|
|US8677203||Jan 10, 2011||Mar 18, 2014||Apple Inc.||Redundant data storage schemes for multi-die memory systems|
|US8694814||Sep 12, 2010||Apr 8, 2014||Apple Inc.||Reuse of host hibernation storage space by memory controller|
|US8694853||Apr 17, 2011||Apr 8, 2014||Apple Inc.||Read commands for reading interfering memory cells|
|US8694854||Aug 2, 2011||Apr 8, 2014||Apple Inc.||Read threshold setting based on soft readout statistics|
|US8767459||Jul 28, 2011||Jul 1, 2014||Apple Inc.||Data storage in analog memory cells across word lines using a non-integer number of bits per cell|
|US8812773||May 24, 2011||Aug 19, 2014||Samsung Electronics Co., Ltd.||Method of merging blocks in a semiconductor memory device, and semiconductor memory device to perform a method of merging blocks|
|US8832353||Jun 18, 2009||Sep 9, 2014||Sandisk Technologies Inc.||Host stop-transmission handling|
|US8832354||Mar 22, 2010||Sep 9, 2014||Apple Inc.||Use of host system resources by memory controller|
|US8856475||Jun 29, 2011||Oct 7, 2014||Apple Inc.||Efficient selection of memory blocks for compaction|
|US8924661||Jan 17, 2010||Dec 30, 2014||Apple Inc.||Memory system including a controller and processors associated with memory devices|
|US8949684||Sep 1, 2009||Feb 3, 2015||Apple Inc.||Segmented data storage|
|US9021181||Sep 14, 2011||Apr 28, 2015||Apple Inc.||Memory management for unifying memory cell conditions by using maximum time intervals|
|US9037902||Mar 15, 2013||May 19, 2015||Sandisk Technologies Inc.||Flash memory techniques for recovering from write interrupt resulting from voltage fault|
|US9093138 *||Mar 2, 2014||Jul 28, 2015||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory device|
|US9104580||Mar 23, 2011||Aug 11, 2015||Apple Inc.||Cache memory for hybrid disk drives|
|US9343169||Jan 23, 2014||May 17, 2016||Micron Technology, Inc.||Architecture and method for memory programming|
|US20080126686 *||Nov 27, 2007||May 29, 2008||Anobit Technologies Ltd.||Memory power and performance management|
|US20080130341 *||Dec 3, 2007||Jun 5, 2008||Anobit Technologies Ltd.||Adaptive programming of analog memory|
|US20080140914 *||Mar 30, 2007||Jun 12, 2008||Tae-Keun Jeon||Memory System and Data Transfer Method Thereof|
|US20080184086 *||Jul 30, 2007||Jul 31, 2008||Sun Kwon Kim||Semiconductor memory system performing data error correction using flag cell array of buffer memory|
|US20090091979 *||Oct 5, 2008||Apr 9, 2009||Anobit Technologies||Reliable data storage in analog memory cells in the presence of temperature variations|
|US20100257308 *||Jun 18, 2009||Oct 7, 2010||Sandisk Corporation||Host stop-transmission handling|
|US20100318721 *||Jun 16, 2009||Dec 16, 2010||Sandisk Corporation||Program failure handling in nonvolatile memory|
|US20100318839 *||Jun 16, 2009||Dec 16, 2010||Sandisk Corporation||Data recovery in multi-level cell nonvolatile memory|
|US20100332734 *||Mar 11, 2010||Dec 30, 2010||Mediatek Inc.||Flash memory devices and methods for controlling a flash memory device|
|US20110191529 *||Aug 4, 2011||Kabushiki Kaisha Toshiba||Semiconductor storage device and method of controlling semiconductor storage device|
|US20120127805 *||May 24, 2012||Advanced Micro Devices, Inc.||Memory elements having shared selection signals|
|US20120287726 *||Nov 15, 2012||Micron Technology, Inc.||Architecture and method for memory programming|
|US20150078109 *||Mar 2, 2014||Mar 19, 2015||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory device|
|WO2007131062A2||May 2, 2007||Nov 15, 2007||Sandisk Corporation||Non-volatile memory with background data latch caching during read operations and methods therefor|
|U.S. Classification||710/38, 710/36, 710/52, 710/31, 710/65|
|Cooperative Classification||G11C16/26, G11C16/10|
|European Classification||G11C16/10, G11C16/26|
|Apr 5, 2005||AS||Assignment|
Owner name: SANDISK CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CONLEY, KEVIN M.;SMITH, PETER JOHN;REEL/FRAME:016014/0495;SIGNING DATES FROM 20050324 TO 20050329
|May 25, 2011||AS||Assignment|
Owner name: SANDISK TECHNOLOGIES INC., TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026339/0491
Effective date: 20110404
|Sep 21, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Jan 20, 2016||FPAY||Fee payment|
Year of fee payment: 8