|Publication number||US6040993 A|
|Application number||US 09/028,229|
|Publication date||Mar 21, 2000|
|Filing date||Feb 23, 1998|
|Priority date||Feb 23, 1998|
|Publication number||028229, 09028229, US 6040993 A, US 6040993A, US-A-6040993, US6040993 A, US6040993A|
|Inventors||Chia-Hsing Chen, Mam-Tsung Wang|
|Original Assignee||Macronix International Co., Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (18), Referenced by (129), Classifications (14), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to flash electrically erasable programmable read only memories (EEPROM), and more particularly to methods for multi-level cell programming such memories.
2. Description of Related Art
One popular class of non-volatile semiconductor memory is the flash electrically erasable programmable read-only memory (Flash EEPROM). Flash EEPROM technology is based on a memory transistor which consists of a source, channel, and drain with a floating gate over the channel and a control gate isolated from the floating gate. In this type of memory cell data is stored by altering the amount of charge on the floating gate, which causes the threshold voltage Vt of the memory cell to vary.
The floating gate can hold a range of charge and therefore an EEPROM memory cell can be programmed to any threshold level within a threshold range. The extent of the threshold range, bordered by the minimum and maximum threshold levels of the device, depends on the device's characteristics, operating conditions and history. Each distinct threshold level within the range may, in principle, be used to designate a definite memory state of the cell.
For two-level or two-state EEPROM memory, the transistor serving as a memory cell is programmed to one of two states by accelerating electrons from the substrate channel region, through a thin gate dielectric and onto the floating gate. The memory states are erasable by removing charge from its floating gate upon application of proper voltages. An array of such EEPROM cells is referred to as a "Flash" EEPROM array when an entire array of cells, or significant group of cells of the array, is erased simultaneously (i.e., in a flash). Once erased, a cell can then be re-programmed.
In the usual two-level EEPROM cell, one breakpoint threshold level is established so as to partition the threshold region into two regions. The source/drain current is compared with the breakpoint threshold level that was used when the cell was programmed. If the current read is higher than that of the threshold, the cell is determined to be in a "zero" state, while if the current is less than that of threshold, the cell is determined to be in the other state. Thus, such a two-level cell stores one bit of digital information.
Thus, for a multi-level/analog EEPROM memory cell, each cell stores two or more bits of data. The information that a given EEPROM array can store is thus increased by multiple of number of the states that each cell can store.
Increasing the number of bits that are stored in a single memory cell has several consequences with respect to programming the memory cell. First, the storage of multiple bits in a memory cell typically requires a narrow range of Vt voltages for each state. Over-programming thus becomes a bigger concern, and care must be taken to precisely place the cell into the desired multi-level state. Second, the narrow ranges of threshold voltages V7 for each state and need for accurate placement of states result in the values of the programming voltage levels being a critical parameter for accurately programming the memory cell. In other words, the programming verification margin must be tightened to a very small range.
EEPROM devices are typically set up as essentially orthogonal arrays of "bit lines" and "word lines" which can be programmably interconnected to achieve a desired logical result. The interconnections can be programmed by addressing the appropriate bit lines and word lines, and transferring the desired programming data to the interconnections by applying to the selected word lines and bit lines a predetermined programming voltage.
For analog/multi-level Flash EEPROM, the cell Vt is programmed with different levels, usually more than two levels. On the other hand, the prior art program algorithm used in some two-level devices is designed to have two levels only. Therefore, a new program algorithm needs to be developed.
The floating gate in Flash EEPROM devices may be charged through a Fowler-Nordheim tunneling mechanism by establishing a large positive voltage between the gate and source or drain. This causes electrons to be injected from the floating gate through the thin insulator. Alternatively, an avalanche injection mechanism, known as hot electron injection, may be used by applying potentials to induce high energy electrons in the channel of the cell which are injected across the insulator to the floating gate.
The high voltage used to charge the floating gate place significant design restrictions on flash EEPROM devices, particularly as the cell dimensions and process specifications are reduced in size.
The act of charging the floating gate using F-N tunneling mechanism is a relatively slow process that can restrict the application of flash EEPROM devices in certain speed sensitive application.
In prior art floating gate memory architectures using sub-micron technology, the critical dimension variation in patterns on the physical material is usually controlled within about 10%. For a flash EEPROM cell such variation in critical dimensions may result in a variation in programming speed to the second order. Further, if deviation in bias voltages in the array is considered, the variation in programming speed may vary by the fourth order in prior art devices.
Another problem associated with floating gate memory devices arises because the charging of the floating gate is difficult to control over a large array of cells. Thus, some of the cells program more quickly than others in the same device. In a given program operation, not all the cells subject of the operation will settle with the same amount of charges stored in the floating gate. Thus, so called program verify sequences have been developed to efficiently ensure that the memory is being accurately programmed. The program verify operations are based on comparing the data stored in the floating gate memory array with the intended data. The process of comparing data is relatively time consuming, involving sequencing byte by byte through the programmed cells. If a failure is detected in the verify sequence, then the program operation is retried. Program retries are typically executed word-by-word or byte-by-byte in prior art devices. Thus, bits successfully programmed in a byte with one failed bit are subject to the program cycle repeatedly. This can result in over-programming and failure of the cell. Also, when multiple bits per cell are stored, the program operations must be applied several times to establish the multiple threshold levels involved.
The conventional algorithm for programming a flash EEPROM uses a fixed pulse width and fixed bias voltages, with a program verification loop executed after each programming pulse. If the verifying fails, then another pulse is applied in an iterative fashion. In this stage, programming pulses with too much energy will produce over-programmed cells. An over-programmed cell may result in coding error by moving too much charge out of the floating gate. Thus, a good programming algorithm must be carefully designed to avoid over-programming, especially for multi-level devices where, as mentioned above, multi-level threshold voltages need to be programmed in narrow margin ranges. Another consideration for a good programming algorithm is to make sure that it does not take too long time to program a particular byte in the memory.
The present invention provides a new program algorithm and apparatus for analog/multi-level Flash EEPROM, which programs the cell Vt with two or more different levels.
Accordingly, the present invention provides an algorithm and apparatus for programming a flash EEPROM array which ensures fast programming to substantially all of the cells in the array, without over-programming.
According to one aspect of the invention, the present invention provides an algorithm and apparatus for programming a flash memory array which ensures each cell in the array has a very small amount of threshold voltage program verification margin, which also ensures this small margin can be applied to all threshold levels.
The present invention is based on providing a pattern of program retry pulses which have respectively pulse widths and pulse heights which vary according to a pattern. The pattern includes a first stage which searches the program data-line voltage to ascertain that it is less than a first program verification margin and records a first data-line voltage for further program stages. At this stage, the algorithm includes applying certain number of first program pulses to the cell having a first pulse height and first pulse width with a first program speed. The algorithm also applies certain number of pulses to record the data-line voltage at this stage. Next, the algorithm uses the determined data-line voltages for each bit-line from the first stage and applies pulses with certain width until each cell has less than as second program verification margin which is also less than the first program verification margin. After each pulse, the algorithm determines whether the cell is programmed in response to the previous program pulse; and if not, applies a program retry pulse to the cell. After the program retry pulse, the algorithm determines whether the cell is programmed in response to that pulse, and if not, iteratively applies another program retry pulse to the cell and determines whether the cell is programmed until the cell is determined to be programmed within the second program verification margin or a maximum number of retries is made.
After the second stage, the algorithm uses the same data-line voltages for each bit-line and page program determined in the first stage and applies pulses with certain width which is narrower than the second pulse width used in the second stage until each cell has less than a third program verification margin which is also less than the second program verification margin. After each pulse, the algorithm determines whether the cell is programmed in response to the previous program pulse; and if not, applies a program retry pulse to the cell. After the program retry pulse, the algorithm determines whether the cell is programmed in response to that pulse, and if not, iteratively applies another program retry pulse to the cell and determines whether the cell is programmed until the cell is determined to be programmed within the third program verification margin or a maximum number of retries is made.
In this way, each threshold voltage Vt for each cell can be programmed to the pre-determined value within a very small margin so that a multi-level status can be realized without over-programming while it ensures fast programming.
According to the one aspect of the invention, the multi-stage pulses in the pattern have respective energies determined by their respective pulse heights and pulse widths which are chosen to trade-off between the requirements of program time and programmed Vt resolution. The underlying concept is to use pulse width resolution to control the resolution of programmed Vt.
According to another aspect of the invention, it can be characterized as a method for storing data in a memory array on an integrated circuit having a plurality of rows and columns of floating gate memory cells. Each cell has multi-level threshold voltages so that a multi-level digital or analog information can be stored in each cell. The method involves loading a page buffer on the integrated circuit with a row of input data (setting bits which are to receive program pulses to one of the program values) and selecting a row of memory cells for programming the input data to the row. The program pattern described above is applied the cells in the row of memory cells which correspond to input data having a program value in the page buffer. After each verify sequence, the input data for each bit which passes verify (that means that cell has a threshold voltage within a certain verification voltage margin) in the page buffer is reset to a do not program value. After resetting the bits in the page buffer which pass verify, the next pulse is applied only to cells which didn't pass.
The present invention is particularly useful for analog/multi-level flash EEPROM which requires a very tight margin for each voltage threshold Vt in each memory cell.
Other aspects and advantages of the present invention can be seen upon review of the figures, the detailed description, and the claims which follow.
FIG. 1 shows the programmed cell Vt distribution (Number of cells vs. voltage of the cells have) of an 16 M Flash EEPROM in DUMB-AUTCHKBD mode.
FIG. 2 is a graph illustrating the performance of a 2-level program which varies the pulse height and pulse width.
FIG. 3 shows the varied pulse height and pulse width.
FIG. 4 shows the typical, fastest and slowest bit programmed Vt time chart with different target programmed Vt, where the program bit-line/word-line voltages are constants.
FIG. 5 shows the typical, fastest and slowest bit programmed Vt time chart to target the medium, highest and lowest Vt, respectively, where the program bit-line/word-line voltages are varied according the proposed algorithm.
FIG. 6 shows the accumulated program time chart vs. pulse count.
FIG. 7-9 show the slowest bit programmed Vt time chart in the enlarged Vt scale.
FIG. 10 is the diagram of the method of the invention for new program algorithm logic device.
A detailed description of preferred embodiments of the present invention is provided with reference to the figures.
FIG. 1 shows the programmed Vt distribution of 16 M Flash EEPROM by DUMB-AUTOCHKBD mode, where the cells are programmed simultaneously with the same data-line voltage, word-line voltage and the program time under each I/O basis (which means the program is done on 1 M bits basis, if only one I/O is chosen). From this, the prior art sub-micron Flash EEPROM process controllability can achieve about 5V programmed Vt distribution width. A 5V programmed Vt distribution width is far wider than the requirements for analog/multi-level flash EEPROM devices, even a two-level device. Therefore, a sophisticated program control has to be implemented to handle with this cell characteristic. The new program algorithm is proposed on this basis.
FIG. 2 illustrates the improvement in performance provided by the controlled pulse width and pulse height for a 2-level Flash EEPROM device. The pulse width and pulse height pattern used has been selected so that the energies are roughly equivalent between the successive pulses. The pattern according to this embodiment is also shown in FIG. 3.
The horizontal axis in FIG. 2 provides program time on logarithmic scale in microseconds. The vertical axis shows resulting threshold voltage with a target threshold at 3 volts, and an over-program specification at 0.5 volts. Using the pattern shown in the table of FIG. 3, the fast cell on a fast circuit shown on trace 220 will not reach the over-program threshold after the first pulse. The fast cell shown on trace 221 will be significantly above the over-program threshold. The typical cell shown on trace 222 will not yet be programmed by the first 100 microsecond since the Vt is still above 3 volts. However, after the second 100 microsecond pulse, the typical cell is programmed below the target Vt of 3 volts but not over-programmed. The slow cell shown on trace 223 crosses the Vt threshold of 3 volts very close to the 1,000 microsecond target. The slow cell with the slow circuit shown on trace 224 does not reach the target Vt threshold until about 5,000 microseconds.
The varied pulse height and pulse width algorithm can be adjusted towards the needs of a particular implementation to improve the performance of a slow cell, and reduce the likelihood of over-programming while maintaining the average overall programming speed at an optimum value which is faster and easier to implement, and less likely to cause disturbance of neighboring cells than prior art systems.
The proposed program control flow is listed below. The simulated Vt vs. program time is shown in FIG. 5 where the typical, fastest and slowest bits are considered and are programmed to medium, highest and lowest target Vt, respectively. The pulse widths are chosen to trade-off between the requirements of program time and programmed Vt resolution. The underline concept is to use the pulse width resolution to control the resolution of programmed Vt.
During page program, where the program word-line voltage is kept constant and each bit-latch is reset at each following program stage if the cell is program verified. Three stages (I, II, and III) are listed here respectively,
I. To search the program data-line voltage to have less than 600 mV program verification margin for each data-line using 100 μs times 10 shots and 1 ms times 10 shots program pulse and record the data-line voltages for further program stage. Program speed ≈2 V/decade in time, 600 mV=2V/decade times log10 2 for another 100 μs pulse. The data-line voltage searching is not limited to the data line-power source voltage searching only. It can be extended to include any means to control the data-line voltage. For example, the pass gate gate-bias can control the output voltage. The analog data-line voltage record circuitry used in this stage can be as simple as a transistor and storage capacitance, if the capacitor leakage will not be too severe.
II. Use the data-line voltages determined in the stage I for each bit-line and page program using 100 μs pulses until each cell has less than 60 mV program verification margin. The maximum retry count is 10.
III. Use the data-line voltages determined in the stage I for each bit-line and page program using 10 μs pulses until each cell has less than 6 mV program verification margin. The maximum retry count is also 10.
FIGS. 5-9 are graphs illustrating the simulated results of performance improvements according to present invention.
FIG. 4 provides the typical, fastest and slowest bit programmed Vt vs. time chart with different target programmed Vt, where the program bit-line/word-line voltage are constants. Along the horizontal axis is programming time in microseconds in logarithmic scale. Along the vertical axis is the resulting threshold voltage for the cell. The performance is charted for three cell conditions. The first cell condition shown on trace 200 is for a cell which programs quickly with normal bias. The second condition on trace 201 is provided for a typical cell in the array. The third condition on trace 202 illustrates the programming performance of a slow cell in the array. It can be seen that the fast cell results in much faster programming and more danger of over-programming than does the slower ones.
FIG. 5 shows the typical, fastest and slowest bit programmed Vt vs. time chart to target the medium, highest and lowest Vt, respectively using the algorithm of this invention. It can be seen that with the new algorithm, three different kinds of cells mentioned in FIG. 4 (the fastest, typical and slowest) reach their different threshold voltages without any dangers of over-programming. The fastest cell 303 is programmed to the highest threshold voltage while the typical one is programmed to a typical threshold voltage and the slowest one is programmed to a lowest threshold voltage. The example shown on this figure is only for three-level devices. For multi-level devices, different cells with different programming speed will be programmed to different threshold voltages so that a multi-level/analog memory device can be realized.
FIG. 6 shows the accumulated program time chart vs. pulse count. The graph shows a three-stage procedure where pulse width are different to each other but keep the same within one stage as multi retries. The first stage uses pulse with short pulse width while the second stage uses pulses with longer pulse width and the third one also uses short pulse width.
FIGS. 7-9 show of the slowest bit programmed Vt time chart in the enlarged Vt scale. The typical and fastest bit program Vt behavior are similar to these. In FIG. 7, it can be seen that the algorithm can program the cell from 2.0 V to voltage within a range 1.4>V>1.2 within 5 pulses. In FIG. 8, it can be seen that the algorithm can program the cell from 1.40 V to voltage within a range 1.32>V>1.28 within 9 pulses. In FIG. 9, it can be seen that the algorithm can program the cell from 1.310 V to voltage within a range 1.298>V>1.296 within 10 pulses. If the target threshold voltage is set to 1.297 V and an over-program condition is considered about 0.001V in this example. With this threshold voltage margin, the present algorithm can program the said flash EEPROM device to multi-level/analog states easily within a very limited time period.
To implement the above program algorithm, the realized embodiments have the analog data-line voltage record circuitry for each bit-line decoder and/or bit-latch as shown in FIG. 10. FIG. 10 shows the schematic to implement present invention. This embodiments also have the pulse width controllability from 10 μs to 1 ms. These embodiments should also have program verification voltage regulation for each program stage so that the said program algorithm can be implemented. Thus, as can be seen in FIG. 10 the multi-level device includes an array 300 of floating gate memory devices, represented in the figures by symbols similar to the element 301. The array 300 includes a plurality of bit lines, including bit line 302 which are coupled to respective bit line switches CMi -CMm, by which the bit lines in the array are coupled to the multi-level programming and sensing circuitry of the present invention. The array 300 also includes a plurality of word lines which are coupled to the control gates of the floating gate memory cell, the word lines being labeled CG1 -CGn. The array 300 according to the preferred embodiment includes a plurality of sectors which are selectable using the select switches 303 and 304 for example in response to control signals SELN for a particular sector. Also, an array source voltage source 305 is coupled to the bit lines through the select switches 304.
According to the present invention the control switch CMm is coupled to a bit latch 310 and to data line control voltage record circuitry 311. The bit latch 310 is controlled in part by the output of gate 312. The inputs to gate 312 include the signal ENA and the output of a comparator 313. The comparator receives at its inputs an analog input value representing the value to be programmed in a cell, and an analog output value by sensing the output of a cell being programmed. The comparator generates a logic high signal when the inputs match. The gate 312 is controlled by the control signal ENA. The control signal ENA is used to control the timing of resetting of the bit latch 310.
The data line control voltage record circuitry 311 has a control signal ENB supplied to it for the purpose of triggering the recording action of the data line control voltage record circuitry. For example, the circuitry 311 can be made by coupling a capacitor from the gate of pass transistor 350 to ground, and connecting a pass gate between the capacitor and a source of high voltage. The ENB signal is connected to the gate of the pass transistor to enable charge to flow into the capacitor. This records the voltage required to turn on the gate 350, which corresponds to the voltage on the data line. The voltage on the capacitor is used to control the data line voltage during programming.
Data line power is coupled to the bit line 302 at a level above the data line control voltage record circuitry 311, as indicated at point 315.
Accordingly, a new programming technique and new flash EEPROM cell and array which can store multiple bits in each cell have been provided. Also, the page program and verify circuitry provides efficient and accurate programming of the memory cells which can store multiple bits information in each cell. Thus, a high performance, reliable analog/multi-level flash EBPROM array can be achieved using these technologies.
Using the variable pulse width pulse pattern for program retries, substantially increase the performance of the flash EEPROM array. In particular, the target threshold voltages can be reached very precisely with a reduced over-programming, average programming time is increased, disturbance of unselected cells is limited, and fewer dye must be discarded because of too slow or too fast programming cells in the array.
The foregoing description of a preferred embodiment of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Obviously, many modifications and variations will be apparent to practitioners skilled in this art. It is intended that the scope of the invention be defined by the following claims and their equivalents.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4996669 *||Mar 7, 1990||Feb 26, 1991||Kabushiki Kaisha Toshiba||Electrically erasable programmable read-only memory with NAND memory cell structure|
|US5053990 *||Feb 17, 1988||Oct 1, 1991||Intel Corporation||Program/erase selection for flash memory|
|US5168465 *||Jan 15, 1991||Dec 1, 1992||Eliyahou Harari||Highly compact EPROM and flash EEPROM devices|
|US5198380 *||Jul 17, 1989||Mar 30, 1993||Sundisk Corporation||Method of highly compact EPROM and flash EEPROM devices|
|US5200920 *||Sep 17, 1991||Apr 6, 1993||Altera Corporation||Method for programming programmable elements in programmable devices|
|US5268318 *||Oct 15, 1991||Dec 7, 1993||Eliyahou Harari||Highly compact EPROM and flash EEPROM devices|
|US5268870 *||Aug 6, 1990||Dec 7, 1993||Eliyahou Harari||Flash EEPROM system and intelligent programming and erasing methods therefor|
|US5293560 *||Nov 3, 1992||Mar 8, 1994||Eliyahou Harari||Multi-state flash EEPROM system using incremental programing and erasing methods|
|US5299162 *||Apr 30, 1992||Mar 29, 1994||Samsung Electronics Co., Ltd.||Nonvolatile semiconductor memory device and an optimizing programming method thereof|
|US5434825 *||Sep 3, 1993||Jul 18, 1995||Harari; Eliyahou||Flash EEPROM system cell array with more than two storage states per memory cell|
|US5448712 *||Feb 24, 1994||Sep 5, 1995||Intel Corporation||Circuitry and method for programming and erasing a non-volatile semiconductor memory|
|US5497119 *||Jun 1, 1994||Mar 5, 1996||Intel Corporation||High precision voltage regulation circuit for programming multilevel flash memory|
|US5509134 *||Jun 30, 1993||Apr 16, 1996||Intel Corporation||Method and apparatus for execution of operations in a flash memory array|
|US5513333 *||Sep 15, 1993||Apr 30, 1996||Intel Corporation||Circuitry and method for programming and erasing a non-volatile semiconductor memory|
|US5539688 *||May 18, 1995||Jul 23, 1996||Macronix International Co., Ltd.||Fast pre-programming circuit for floating gate memory|
|US5546042 *||Apr 17, 1995||Aug 13, 1996||Intel Corporation||High precision voltage regulation circuit for programming multiple bit flash memory|
|US5548554 *||Dec 28, 1994||Aug 20, 1996||Sgs-Thompson Microelectronics, S.R.L.||Integrated programming circuitry for an electrically programmable semiconductor memory device with redundancy|
|US5550772 *||Feb 13, 1995||Aug 27, 1996||National Semiconductor Corporation||Memory array utilizing multi-state memory cells|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6147910 *||Aug 31, 1999||Nov 14, 2000||Macronix International Co., Ltd.||Parallel read and verify for floating gate memory device|
|US6301151 *||Aug 9, 2000||Oct 9, 2001||Information Storage Devices, Inc.||Adaptive programming method and apparatus for flash memory analog storage|
|US6630709||Dec 19, 2000||Oct 7, 2003||Hyundai Electronics Industries Co., Ltd.||Multi-level flash EEPROM cell and method of manufacture thereof|
|US6738289||Feb 26, 2001||May 18, 2004||Sandisk Corporation||Non-volatile memory with improved programming and method therefor|
|US6754103 *||Nov 4, 2002||Jun 22, 2004||Silicon Storage Technology, Inc.||Method and apparatus for programming and testing a non-volatile memory cell for storing multibit states|
|US6821850||Jul 28, 2003||Nov 23, 2004||Hyundai Electronics Industries Co., Ltd.||Method of manufacturing a multi-level flash EEPROM cell|
|US7031191 *||Dec 30, 2003||Apr 18, 2006||Stmicroelectronics S.R.L.||Stabilization method for drain voltage in non-volatile multi-level memory cells and related memory device|
|US7139465||May 9, 2005||Nov 21, 2006||Sandisk Corporation||Non-volatile memory with improved programming and method therefor|
|US7656710||Jul 14, 2005||Feb 2, 2010||Sau Ching Wong||Adaptive operations for nonvolatile memories|
|US7697326||May 10, 2007||Apr 13, 2010||Anobit Technologies Ltd.||Reducing programming error in memory devices|
|US7706182 *||Dec 3, 2007||Apr 27, 2010||Anobit Technologies Ltd.||Adaptive programming of analog memory cells using statistical characteristics|
|US7751240||Jan 24, 2008||Jul 6, 2010||Anobit Technologies Ltd.||Memory device with negative thresholds|
|US7773413||Oct 5, 2008||Aug 10, 2010||Anobit Technologies Ltd.||Reliable data storage in analog memory cells in the presence of temperature variations|
|US7821826||Oct 30, 2007||Oct 26, 2010||Anobit Technologies, Ltd.||Memory cell readout using successive approximation|
|US7864573||Feb 23, 2009||Jan 4, 2011||Anobit Technologies Ltd.||Programming analog memory cells for reduced variance after retention|
|US7881107||Apr 12, 2010||Feb 1, 2011||Anobit Technologies Ltd.||Memory device with negative thresholds|
|US7900102||Dec 17, 2007||Mar 1, 2011||Anobit Technologies Ltd.||High-speed programming of memory devices|
|US7924587||Feb 19, 2009||Apr 12, 2011||Anobit Technologies Ltd.||Programming of analog memory cells using a single programming pulse per state transition|
|US7924613||Jul 6, 2009||Apr 12, 2011||Anobit Technologies Ltd.||Data storage in analog memory cells with protection against programming interruption|
|US7924648||Nov 27, 2007||Apr 12, 2011||Anobit Technologies Ltd.||Memory power and performance management|
|US7925936||Jul 11, 2008||Apr 12, 2011||Anobit Technologies Ltd.||Memory device with non-uniform programming levels|
|US7975192||Oct 30, 2007||Jul 5, 2011||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US7995388||Aug 4, 2009||Aug 9, 2011||Anobit Technologies Ltd.||Data storage using modified voltages|
|US8000135||Sep 13, 2009||Aug 16, 2011||Anobit Technologies Ltd.||Estimation of memory cell read thresholds by sampling inside programming level distribution intervals|
|US8000141||Oct 15, 2008||Aug 16, 2011||Anobit Technologies Ltd.||Compensation for voltage drifts in analog memory cells|
|US8001320||Mar 10, 2008||Aug 16, 2011||Anobit Technologies Ltd.||Command interface for memory devices|
|US8023345||Feb 24, 2009||Sep 20, 2011||International Business Machines Corporation||Iteratively writing contents to memory locations using a statistical model|
|US8050086||May 10, 2007||Nov 1, 2011||Anobit Technologies Ltd.||Distortion estimation and cancellation in memory devices|
|US8059457||Mar 17, 2009||Nov 15, 2011||Anobit Technologies Ltd.||Memory device with multiple-accuracy read commands|
|US8060806||Aug 27, 2007||Nov 15, 2011||Anobit Technologies Ltd.||Estimation of non-linear distortion in memory devices|
|US8068360||Jul 23, 2008||Nov 29, 2011||Anobit Technologies Ltd.||Reading analog memory cells using built-in multi-threshold commands|
|US8085586||Dec 25, 2008||Dec 27, 2011||Anobit Technologies Ltd.||Wear level estimation in analog memory cells|
|US8145984||May 24, 2011||Mar 27, 2012||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US8151163||Dec 3, 2007||Apr 3, 2012||Anobit Technologies Ltd.||Automatic defect management in memory devices|
|US8151166||Feb 26, 2008||Apr 3, 2012||Anobit Technologies Ltd.||Reduction of back pattern dependency effects in memory devices|
|US8156398||Feb 3, 2009||Apr 10, 2012||Anobit Technologies Ltd.||Parameter estimation based on error correction code parity check equations|
|US8156403||May 10, 2007||Apr 10, 2012||Anobit Technologies Ltd.||Combined distortion estimation and error correction coding for memory devices|
|US8166368||Feb 24, 2009||Apr 24, 2012||International Business Machines Corporation||Writing a special symbol to a memory to indicate the absence of a data signal|
|US8169825||Sep 1, 2009||May 1, 2012||Anobit Technologies Ltd.||Reliable data storage in analog memory cells subjected to long retention periods|
|US8174857||Dec 30, 2009||May 8, 2012||Anobit Technologies Ltd.||Efficient readout schemes for analog memory cell devices using multiple read threshold sets|
|US8174905 *||Mar 11, 2010||May 8, 2012||Anobit Technologies Ltd.||Programming orders for reducing distortion in arrays of multi-level analog memory cells|
|US8208304||Nov 15, 2009||Jun 26, 2012||Anobit Technologies Ltd.||Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N|
|US8209588||Dec 11, 2008||Jun 26, 2012||Anobit Technologies Ltd.||Efficient interference cancellation in analog memory cell arrays|
|US8225181||Nov 26, 2008||Jul 17, 2012||Apple Inc.||Efficient re-read operations from memory devices|
|US8228701||Feb 28, 2010||Jul 24, 2012||Apple Inc.||Selective activation of programming schemes in analog memory cell arrays|
|US8230276||Sep 28, 2009||Jul 24, 2012||International Business Machines Corporation||Writing to memory using adaptive write techniques|
|US8230300||Jul 24, 2012||Apple Inc.||Efficient readout from analog memory cells using data compression|
|US8234545||May 12, 2008||Jul 31, 2012||Apple Inc.||Data storage with incremental redundancy|
|US8238157||Apr 11, 2010||Aug 7, 2012||Apple Inc.||Selective re-programming of analog memory cells|
|US8239734||Oct 15, 2009||Aug 7, 2012||Apple Inc.||Efficient data storage in storage device arrays|
|US8239735||May 10, 2007||Aug 7, 2012||Apple Inc.||Memory Device with adaptive capacity|
|US8248831||Dec 30, 2009||Aug 21, 2012||Apple Inc.||Rejuvenation of analog memory cells|
|US8259497||Aug 6, 2008||Sep 4, 2012||Apple Inc.||Programming schemes for multi-level analog memory cells|
|US8259506||Mar 22, 2010||Sep 4, 2012||Apple Inc.||Database of memory read thresholds|
|US8261159||Oct 28, 2009||Sep 4, 2012||Apple, Inc.||Data scrambling schemes for memory devices|
|US8270246||Nov 4, 2008||Sep 18, 2012||Apple Inc.||Optimized selection of memory chips in multi-chips memory devices|
|US8369141||Mar 11, 2008||Feb 5, 2013||Apple Inc.||Adaptive estimation of memory cell read thresholds|
|US8386739||Sep 28, 2009||Feb 26, 2013||International Business Machines Corporation||Writing to memory using shared address buses|
|US8397131||Dec 30, 2009||Mar 12, 2013||Apple Inc.||Efficient readout schemes for analog memory cell devices|
|US8400858||Aug 22, 2011||Mar 19, 2013||Apple Inc.||Memory device with reduced sense time readout|
|US8429493||Apr 16, 2008||Apr 23, 2013||Apple Inc.||Memory device with internal signap processing unit|
|US8463985||Mar 31, 2010||Jun 11, 2013||International Business Machines Corporation||Constrained coding to reduce floating gate coupling in non-volatile memories|
|US8479080||Jun 24, 2010||Jul 2, 2013||Apple Inc.||Adaptive over-provisioning in memory systems|
|US8482978||Jun 28, 2011||Jul 9, 2013||Apple Inc.||Estimation of memory cell read thresholds by sampling inside programming level distribution intervals|
|US8495465||Sep 27, 2010||Jul 23, 2013||Apple Inc.||Error correction coding over multiple memory pages|
|US8498151||Aug 4, 2009||Jul 30, 2013||Apple Inc.||Data storage in analog memory cells using modified pass voltages|
|US8527819||Oct 12, 2008||Sep 3, 2013||Apple Inc.||Data storage in analog memory cell arrays having erase failures|
|US8565019 *||Nov 19, 2008||Oct 22, 2013||Kabushiki Kaisha Toshiba||Method for controlling threshold value in nonvolatile semiconductor memory device|
|US8570804||Sep 22, 2011||Oct 29, 2013||Apple Inc.||Distortion estimation and cancellation in memory devices|
|US8572311||Jan 10, 2011||Oct 29, 2013||Apple Inc.||Redundant data storage in multi-die memory systems|
|US8572423||Feb 6, 2011||Oct 29, 2013||Apple Inc.||Reducing peak current in memory systems|
|US8595591||Jul 6, 2011||Nov 26, 2013||Apple Inc.||Interference-aware assignment of programming levels in analog memory cells|
|US8599611||Sep 22, 2011||Dec 3, 2013||Apple Inc.||Distortion estimation and cancellation in memory devices|
|US8645794||Jul 28, 2011||Feb 4, 2014||Apple Inc.||Data storage in analog memory cells using a non-integer number of bits per cell|
|US8677054||Dec 9, 2010||Mar 18, 2014||Apple Inc.||Memory management schemes for non-volatile memory devices|
|US8677203||Jan 10, 2011||Mar 18, 2014||Apple Inc.||Redundant data storage schemes for multi-die memory systems|
|US8694814||Sep 12, 2010||Apr 8, 2014||Apple Inc.||Reuse of host hibernation storage space by memory controller|
|US8694853||Apr 17, 2011||Apr 8, 2014||Apple Inc.||Read commands for reading interfering memory cells|
|US8694854||Aug 2, 2011||Apr 8, 2014||Apple Inc.||Read threshold setting based on soft readout statistics|
|US8713330||Oct 28, 2009||Apr 29, 2014||Apple Inc.||Data scrambling in memory devices|
|US8767459||Jul 28, 2011||Jul 1, 2014||Apple Inc.||Data storage in analog memory cells across word lines using a non-integer number of bits per cell|
|US8832354||Mar 22, 2010||Sep 9, 2014||Apple Inc.||Use of host system resources by memory controller|
|US8856475||Jun 29, 2011||Oct 7, 2014||Apple Inc.||Efficient selection of memory blocks for compaction|
|US8897062||Jun 1, 2011||Nov 25, 2014||International Business Machines Corporation||Memory programming for a phase change memory cell|
|US8924661||Jan 17, 2010||Dec 30, 2014||Apple Inc.||Memory system including a controller and processors associated with memory devices|
|US8949684||Sep 1, 2009||Feb 3, 2015||Apple Inc.||Segmented data storage|
|US9021181||Sep 14, 2011||Apr 28, 2015||Apple Inc.||Memory management for unifying memory cell conditions by using maximum time intervals|
|US9104580||Mar 23, 2011||Aug 11, 2015||Apple Inc.||Cache memory for hybrid disk drives|
|US20020118574 *||Feb 26, 2001||Aug 29, 2002||Geoffrey Gongwer||Non-volatile memory with improved programming and method therefor|
|US20040071020 *||Jul 28, 2003||Apr 15, 2004||Hyundai Electronics Industries Co., Ltd. A Corporation Of Republic Of Korea||Multi-level flash EEPROM cell and method of manufacture thereof|
|US20040085812 *||Nov 4, 2002||May 6, 2004||Frayer Jack E.||Method and apparatus for programming and testing a non-volatile memory cell for storing multibit states|
|US20040213047 *||Dec 30, 2003||Oct 28, 2004||Stmicroelectronics S.R.L.||Stabilization method for drain voltage in non-volatile multi-level memory cells and related memory device|
|US20050213361 *||May 9, 2005||Sep 29, 2005||Geoffrey Gongwer||Non-volatile memory with improved programming and method therefor|
|US20070002633 *||Sep 11, 2006||Jan 4, 2007||Geoffrey Gongwer||Non-Volatile Memory with Improved Programming and Method Therefor|
|US20070091681 *||Nov 21, 2006||Apr 26, 2007||Geoffrey Gongwer||Non-Volatile Memory With Improved Programming and Method Therefor|
|US20080126686 *||Nov 27, 2007||May 29, 2008||Anobit Technologies Ltd.||Memory power and performance management|
|US20080130341 *||Dec 3, 2007||Jun 5, 2008||Anobit Technologies Ltd.||Adaptive programming of analog memory|
|US20080181001 *||Jan 24, 2008||Jul 31, 2008||Anobit Technologies||Memory device with negative thresholds|
|US20080198650 *||May 10, 2007||Aug 21, 2008||Anobit Technologies Ltd.||Distortion Estimation And Cancellation In Memory Devices|
|US20080263262 *||Mar 10, 2008||Oct 23, 2008||Anobit Technologies Ltd.||Command interface for memory devices|
|US20090043951 *||Aug 6, 2008||Feb 12, 2009||Anobit Technologies Ltd.||Programming schemes for multi-level analog memory cells|
|US20090091979 *||Oct 5, 2008||Apr 9, 2009||Anobit Technologies||Reliable data storage in analog memory cells in the presence of temperature variations|
|US20090129157 *||Nov 19, 2008||May 21, 2009||Kabushiki Kaisha Toshiba||Nonvolatile semiconductor memory device and method for controlling threshold value in nonvolatile semiconductor memory device|
|US20090144600 *||Nov 26, 2008||Jun 4, 2009||Anobit Technologies Ltd||Efficient re-read operations from memory devices|
|US20090157964 *||Dec 11, 2008||Jun 18, 2009||Anobit Technologies Ltd.||Efficient data storage in multi-plane memory devices|
|US20090213654 *||Feb 23, 2009||Aug 27, 2009||Anobit Technologies Ltd||Programming analog memory cells for reduced variance after retention|
|US20100110787 *||Oct 30, 2007||May 6, 2010||Anobit Technologies Ltd.||Memory cell readout using successive approximation|
|US20100124088 *||Nov 15, 2009||May 20, 2010||Anobit Technologies Ltd||Storage at m bits/cell density in n bits/cell analog memory cell devices, m>n|
|US20100131826 *||Aug 27, 2007||May 27, 2010||Anobit Technologies Ltd.||Estimation of non-linear distortion in memory devices|
|US20100131827 *||Apr 16, 2008||May 27, 2010||Anobit Technologies Ltd||Memory device with internal signap processing unit|
|US20100157675 *||Mar 11, 2010||Jun 24, 2010||Anobit Technologies Ltd||Programming orders for reducing distortion in arrays of multi-level analog memory cells|
|US20100165689 *||Dec 30, 2009||Jul 1, 2010||Anobit Technologies Ltd||Rejuvenation of analog memory cells|
|US20100165730 *||Oct 30, 2007||Jul 1, 2010||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US20100195390 *||Aug 5, 2010||Anobit Technologies Ltd||Memory device with negative thresholds|
|US20100199150 *||Oct 12, 2008||Aug 5, 2010||Anobit Technologies Ltd||Data Storage In Analog Memory Cell Arrays Having Erase Failures|
|US20100214829 *||Feb 24, 2009||Aug 26, 2010||International Business Machines Corporation||Memory programming|
|US20100218071 *||Aug 26, 2010||International Business Machines Corporation||Writing a special symbol to a memory to indicate the absence of a data signal|
|US20100220510 *||Nov 4, 2008||Sep 2, 2010||Anobit Technologies Ltd||Optimized Selection of Memory Chips in Multi-Chips Memory Devices|
|US20100250836 *||Mar 22, 2010||Sep 30, 2010||Anobit Technologies Ltd||Use of Host System Resources by Memory Controller|
|US20110078387 *||Mar 31, 2011||International Business Machines Corporation||Writing to memory using shared address buses|
|US20110078392 *||Sep 28, 2009||Mar 31, 2011||International Business Machines Corporation||Writing to memory using adaptive write techniques|
|US20110225472 *||Sep 15, 2011||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US20110228600 *||Sep 22, 2011||International Business Machines Corporation||Memory programming|
|CN100477011C||Jun 22, 2005||Apr 8, 2009||旺宏电子股份有限公司||Programming method of multiple level memory cell|
|EP1154439A1 *||Apr 23, 2001||Nov 14, 2001||Winbond Electronics Corporation||Programming flash memory analog storage using coarse-and-fine sequence|
|EP1182779A2 *||Jul 13, 2001||Feb 27, 2002||Infineon Technologies AG||Device and system for adjusting the electrical characteristics of microelectronic-circuits as well as the use of a microelectronical circuit element|
|EP1503384A2 *||Jan 15, 2004||Feb 2, 2005||Macronix International Co., Ltd.||Method of programming memory|
|WO1994026730A2||May 12, 1994||Nov 24, 1994||Octamer Inc||Novel aromatic nitro and nitroso compounds and their metabolites useful as anti-viral and anti-tumor agents|
|WO2004042739A1 *||Oct 31, 2003||May 21, 2004||Silicon Storage Tech Inc||Method and apparatus for programming and testing a nonvolatile memory cell for storing multibit states|
|U.S. Classification||365/185.03, 365/185.22, 365/185.19|
|International Classification||G11C11/56, G11C27/00|
|Cooperative Classification||G11C11/5621, G11C16/3486, G11C11/5628, G11C2211/5642, G11C27/005|
|European Classification||G11C16/34V6Q, G11C11/56D, G11C11/56D2, G11C27/00F|
|Aug 3, 1998||AS||Assignment|
Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, HSIA-HSING;WANG, MAM-TSUNG;REEL/FRAME:009378/0558
Effective date: 19980717
|Sep 22, 2003||FPAY||Fee payment|
Year of fee payment: 4
|Apr 27, 2007||FPAY||Fee payment|
Year of fee payment: 8
|Jun 1, 2011||FPAY||Fee payment|
Year of fee payment: 12