|Publication number||US5276359 A|
|Application number||US 08/012,323|
|Publication date||Jan 4, 1994|
|Filing date||Feb 2, 1993|
|Priority date||Feb 2, 1993|
|Publication number||012323, 08012323, US 5276359 A, US 5276359A, US-A-5276359, US5276359 A, US5276359A|
|Original Assignee||Chiang Ting Chi|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (22), Classifications (12), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to a current-input type interface circuit of a mouse, especially for one interface circuit in which current parameters instead of voltage parameters are utilized to constitute the input parameters for a mouse.
The presently available mice all have a ball to frictionally drive two rollers to respectively correspond to the shift of the mouse in X and Y directions. Each roller coaxially carries a photogrid (optic interrupter) which co-rotates with the roller, thus the X and Y displacements can be photoelectrically converted into corresponding electrical signals. Two photo-coupling sensors each cooperates with one of the corresponding roller to sense the X displacement or Y displacement.
Referring to FIG. 4, either of the photo-coupling sensors comprising a light emitting diode (LED) 51 and a photo-transistor 52, which are respectively arranged at the opposite sides of the photogrid device, generates pulsative signal similar to a train of pulses. The frequency of the pulse-like signal represents the displacement of X-axis (Y-axis), thus reflecting the displacement and the direction of the mouse. Referring to FIG. 3, a mouse-input sensing circuit 53 receives the pulse-like signal from the photo-transistor 52 and transmits the signal to a control/processing circuit 54 for converting the pulse-like signal into a standard digital signal. An output circuit 56 is provided to promote the signal level of the digital signal from the control/processing circuit 54 and to give an output signal receivable/readable by a computer.
The mouse-input sensing circuit 53 used at the present time comprises a resistor R and an inverter 531, as shown in FIG. 5. The resistor R is connected between the emitter electrode of the photo-transistor 52 and a grounding point. The input of the inverter 531 is also connected to the emitter electrode of the photo-transistor 52. When the photo-transistor 52 receives the light emitted from the diode 51, an electrical signal is produced, so a potential is obtained across the resistor R. The signal is further inverted by means of the inverter 531 and outputted at the output terminal 0/P for driving subsequent circuits. Therefore, the mouse-input sensing circuit 53 cooperates with the photo-transistor 52 to generate required voltage to drive the subsequent circuits. However, the mouse-input sensing circuit 53 is integrated in a mouse control chip, the manufacturing process of which affects the stability of the input voltage and the response speed as described below.
Due to the manufacturing process of the integrated circuit, the transition point of the inverter 531 has a relatively large range of errors; also the receiving characteristic of each photo-transistor 52 has its individual difference; the conducting current of the photo-transistor is relatively small (possibly lower than 5 micro-ampere), thus causing the insufficient tolerance of the transition of the inverter 531. For example, if the transition point of the inverter 531 is 1.4 volts, the resistor R should be 280 K-ohm during the minimum current (5 micro-ampere). The relatively high resistance (280 K-ohm) of the resistor R requires a relatively large area in the integrated circuit, contrary to the trend of miniaturization for integrated circuit. Moreover, due to the offset of the manufacturing process, the practical resistance might have an error up to 20%, i.e., the real resistance of the resistor R might vary in the range between 233 K-ohm and 336 K-ohm. If the resistance is 233 K-ohm, the output voltage is only 1.16 volts, which is not enough to enable the inverter 531 to transit its status. One could solve this problem by increasing the resistance of the resistor R. However, the increased resistance will lead to reduction of the VCE value of the photo-transistor to a too small value, thus causing the transistor 52 to enter its saturation status and decreasing its response speed. For example, when the photo-transistor 52 receives a total bombardment of the emitted light, the current therethrough might be as high as 40 to 50 micro-ampere. If the resistor is 280 K-ohm (notice that the 280 K-ohm falls in the above mentioned range between 233 K-ohm and 336 K-ohm), the potential across the resistor R is up to 11.2 volts, which is greater than the source voltage 5-volt. Therefore, the voltage will actually not undergo the above situation, but remain in a certain equilibrium point, which renders the VCE relatively small, thus causing the photo-transistor 52 to enter its saturation status. At this time, if the photo-grid device rotates in a too high speed, then the photo-transistor will not be able to catch up to timely respond with a switching over (from ON to OFF, or vise versa), thus causing the malfunction (wrong interpretation) of the mouse. Therefore, the resistance of the resistor R of the conventional voltage-input sensing circuit must neither be too great nor too small, and must be restricted in a narrow range. However, such an accuracy in resistance is practically very difficult for circuit integration.
It is an object of the present invention to provide a current input interface circuit of a mouse circuit to obviate the aforesaid disadvantages. Since the resistor R of high resistance is responsible for the difficulty of the practical integration of the sensing circuit 53, to solve the problem. The use of such a high resistance must be avoided. It is desired that a current input interface circuit which is to substitute the sensing circuit 53 has a resistance lower than 10 K-ohm.
These and additional objects, if not set forth specifically herein, will be readily apparent to those skilled in the art from the detailed description provided hereunder, with appropriate reference to the accompanying drawings.
FIG. 1 is a schematic block diagram of the present invention;
FIG. 2 is a circuit diagram showing current-input interface circuit of the present invention;
FIG. 3 is a conventional control circuit of a mouse;
FIG. 4 is a conventional photo-coupling sensor; and
FIG. 5 illustrates a conventional photo-coupling sensor connected to a conventional mouse-input sensing circuit.
Referring to FIGS. 1 and 5, a current input interface circuit 10, which is intended to replace the conventional mouse-input sensing circuit 53, is connected to the emitter electrode of the photo-transistor 52. The current input interface circuit 10 directly receives the electrical current signal of the transistor 52 at an input node 1 thereof and responsively generates a corresponding driving signal at an output node 2 thereof. The input node 1 is used for current input and the output node 2 is used for voltage output. A power source VDD represents a logical high and a grounding point VSS represents a logical low for all figures herein.
Referring to FIG. 2, the current input interface circuit 10 is basically a current comparator comprising a first current mirror circuit (current source) 100 and a second current mirror circuit 200. The output of both current mirror circuits 100 and 200 are connected together to form an output 0/P. The first current mirror circuit 100 comprises a first resistor 11, a first transistor 12, and a second transistor 13. The first resistor 11 has one end connected to the power source VDD and the other end connected to the input node 1. The first transistor 12 and the second transistor 13 are preferably N-type metal oxides field effect transistors (MOSFETs) , the drain electrodes of which are respectively connected to the input node 1 and the output node 2, the gate electrodes of which are connected together, and the source electrodes of which are connected to ground VSS. The drain electrode of the first transistor 12 is electrically connected to the gate electrode thereof.
The second current mirror circuit 200 comprises a second resistor 21, a third transistor 22, and a fourth transistor 23. The third transistor 22 and the fourth transistor 23 are P-channel MOSFETs, the drain electrodes of which are respectively connected to the second resistor 21 and the output node 2, the gate electrodes of which are connected together, and the source electrodes of which are connected to the power source VDD. The drain electrode of the third transistor 22 is electrically connected to the gate electrode thereof. One end of the second resistor 21 is grounded and the other end is connected to the drain electrode of the third transistor 22 as mentioned above.
No input current enters the input interface circuit 10 when the photo-transistor 52 receives no light from the light emitting diode 51, i.e., the photo-grid device intercepts the emitted light from the diode 51. In this situation, a first current I12 passes through the first transistor 12. The value of I12 is determined by the impedance of the first transistor 12 and the first resistor 11. The first current I12, when applied to the gate of transistor 13 to trigger the latter, will enable a second current IN to pass through the second transistor 13 according to a so called "mirror effect." The current IN is relevant to the ratio of the current I12 flowing through the first transistor 12. Suppose the ratio of the second current IN to the first current I12 is A21, then IN =A21 I12. Therefore, IN is determined by the first resistor 11, the first transistor 12, and the second transistor 13. Similarly, if a third current I22 passes through the third transistor 22, the value I12 is determined by the impedance of the third transistor 22 and the second resistor 21. The third current I22 enables a fourth current IP to pass through the fourth transistor 23 according to "mirror effect." Suppose the ratio of the fourth current IP to the third current I22 is B43, then IP =B43 I22. IP is determined by the second resistor 21, the third transistor 22, and the fourth transistor 23. Suppose, IP >IN and δI=IP -IN, then the output voltage at the output node is approximately equal to the power source VDD. Thus, when there is no responsive output from the photo-transistor 52, the output of the current input interface 10 is high level.
If the photo-transistor 52 receives a light through the photo-grid device, and is triggered, a current ION is allowed to pass through the photo-transistor 52 to the input node 1, and adds to the first current I12, thus changing the mirror current IN from (A21 I12) to A21 (I12 +ION). The new IN is greater than the IP, thus causing a logical low output VSS at the output node 2, and results in the transition of the output node 2 from logical high to logical low.
As mentioned previously, the first current mirror circuit 100 and the second current mirror circuit 200 together constitute a current comparator. A transition current Ithreshold of the current comparator is:
Ithreshold =1/A21 δI)
δI=IP -IN A21 =IN /I12
Since IN is determined by the first resistor 11, the first transistor 12, and the second transistor 13, whereas IP is determined by the second resistor 21, the third transistor 22, and the fourth transistor 23 as mentioned, the transition current Ithreshold is determined by the resistors 11, 21, and the transistors 12, 13, 22, 23.
Moreover, one can select appropriate impedance of the first resistor 11 and the first transistor 12, thus making the input impedance of the input interface circuit 10 less than 10 K-ohm. If the input impedance is set to 10 K-ohm, then even when the input current is in maximum value, say 50 micro-ampere, the input interface circuit 10 still has only a voltage drop of about 0.5 volts, which is not great enough to enable the photo-transistor 52 to enter saturation status. Therefore, the input interface circuit 10 can prevent the photo-transistor 52 from entering its saturation, thus ensuring a high responsive speed when compared with the conventional mouse circuit. The transition current Ithreshold can be adjusted by changing the impedance values of the resistors 11, 21, and transistors 12, 13, 22, 23, thus facilitating manufacturing in the integrated circuit and promoting the response speed and stability.
While the present invention has been explained in relation to its preferred embodiment, it is to be understood that various modifications thereof will be apparent to those skilled in the art upon reading this specification. Therefore, it is to be understood that the invention disclosed herein is intended to cover all such modifications as fall within the scope of the appended claims.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5986496 *||May 29, 1997||Nov 16, 1999||Honeywell Inc.||Integrated circuit having programmable bias circuits|
|US6307406||Sep 25, 1998||Oct 23, 2001||Lucent Technologies, Inc.||Current comparator for current mode circuits|
|US6404223||Jan 22, 2001||Jun 11, 2002||Mayo Foundation For Medical Education And Research||Self-terminating current mirror transceiver logic|
|US6437635 *||Mar 22, 2000||Aug 20, 2002||Sharp Kabushiki Kaisha||Amplification type solid states imaging device output circuit capable of stably operating at a low voltage|
|US7319232 *||Jun 6, 2005||Jan 15, 2008||National Semiconductor Corporation||Apparatus and method for high-bandwidth opto-coupler interface|
|US7626427 *||Aug 4, 2005||Dec 1, 2009||Atmel Automotive Gmbh||Voltage comparator utilizing voltage to current conversion|
|US8250525||Mar 2, 2007||Aug 21, 2012||Pegasystems Inc.||Proactive performance management for multi-user enterprise software systems|
|US8335704||Jan 28, 2005||Dec 18, 2012||Pegasystems Inc.||Methods and apparatus for work management and routing|
|US8479157||Dec 29, 2009||Jul 2, 2013||Pegasystems Inc.||Methods and apparatus for integration of declarative rule-based processing with procedural programming in a digital data-processing evironment|
|US8880487||Feb 18, 2011||Nov 4, 2014||Pegasystems Inc.||Systems and methods for distributed rules processing|
|US8924335||Feb 18, 2011||Dec 30, 2014||Pegasystems Inc.||Rule-based user interface conformance methods|
|US8959480||May 31, 2013||Feb 17, 2015||Pegasystems Inc.||Methods and apparatus for integration of declarative rule-based processing with procedural programming in a digital data-processing environment|
|US9189361||Jun 28, 2012||Nov 17, 2015||Pegasystems Inc.||Proactive performance management for multi-user enterprise software systems|
|US9195936||Dec 30, 2011||Nov 24, 2015||Pegasystems Inc.||System and method for updating or modifying an application without manual coding|
|US9246418 *||May 14, 2014||Jan 26, 2016||Ebm-Papst Mulfingen Gmbh & Co. Kg||EC motor with dynamic determination of optocoupler degradation|
|US20060028248 *||Aug 4, 2005||Feb 9, 2006||Atmel Germany Gmbh||Voltage comparator|
|US20060173724 *||Jan 28, 2005||Aug 3, 2006||Pegasystems, Inc.||Methods and apparatus for work management and routing|
|US20090132232 *||Jul 16, 2008||May 21, 2009||Pegasystems Inc.||Methods and apparatus for implementing multilingual software applications|
|US20100107137 *||Dec 29, 2009||Apr 29, 2010||Pegasystems Inc.||Methods and apparatus for integration of declarative rule-based processing with procedural programming in a digital data-processing evironment|
|US20130317770 *||Jul 31, 2013||Nov 28, 2013||Fujitsu Component Limited||Power strip and power measurement method|
|US20140346987 *||May 14, 2014||Nov 27, 2014||Ebm-Papst Mulfingen Gmbh & Co. Kg||Ec motor with dynamic determination of optocoupler degradation|
|CN100516779C||Mar 12, 2007||Jul 22, 2009||启攀微电子（上海）有限公司||Capacitance resistance induction circuit structure|
|U.S. Classification||327/514, 323/315, 327/65|
|International Classification||G06F3/038, H03K17/687, H03K17/30|
|Cooperative Classification||H03K17/302, H03K17/6872, G06F3/0383|
|European Classification||H03K17/687B2, G06F3/038E, H03K17/30B|
|Jul 7, 1997||FPAY||Fee payment|
Year of fee payment: 4
|Jul 31, 2001||REMI||Maintenance fee reminder mailed|
|Jan 4, 2002||LAPS||Lapse for failure to pay maintenance fees|
|Mar 12, 2002||FP||Expired due to failure to pay maintenance fee|
Effective date: 20020104