|Número de publicación||US7129553 B2|
|Tipo de publicación||Concesión|
|Número de solicitud||US 10/931,340|
|Fecha de publicación||31 Oct 2006|
|Fecha de presentación||31 Ago 2004|
|Fecha de prioridad||24 Jun 2003|
|También publicado como||US7049192, US20040262700, US20050023626|
|Número de publicación||10931340, 931340, US 7129553 B2, US 7129553B2, US-B2-7129553, US7129553 B2, US7129553B2|
|Inventores||Kie Y. Ahn, Leonard Forbes|
|Cesionario original||Micron Technology, Inc.|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (100), Otras citas (71), Citada por (42), Clasificaciones (17), Eventos legales (3)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
This application is a divisional under 37 C.F.R. 1.53(b) of U.S. application Ser. No. 10/602,315, filed Jun. 24, 2003, now U.S. Pat. No. 7,049,192, which application is incorporated herein by reference in its entirety.
This application is related to the co-filed and commonly assigned U.S. application Ser. No. 10/602,323, filed Jun. 24, 2003, entitled “Lanthanide Oxide/Hafnium Oxide Dielectric Layers,” which is hereby incorporated by reference in its entirety.
This application relates generally to semiconductor devices and device fabrication and, more particularly, to dielectric layers and their method of fabrication.
The semiconductor device industry has a market driven need to improve speed performance, improve its low static (off-state) power requirements, and adapt to a wide range of power supply and output voltage requirements for its silicon based microelectronic products. In particular, there is continuous pressure to reduce the size of devices such as transistors. The ultimate goal is to fabricate increasingly smaller and more reliable integrated circuits (ICs) for use in products such as processor chips, mobile telephones, and memory devices such as dynamic random access memories (DRAMs).
Currently, the semiconductor industry relies on the ability to reduce or scale the dimensions of its basic devices, primarily, the silicon based metal-oxide-semiconductor field effect transistor (MOSFET). A common configuration of such a transistor is shown in
In fabricating transistors to be smaller in size and reliably operate on lower power supplies, one design criteria is gate dielectric 140. The mainstay for forming the gate dielectric has been silicon dioxide, SiO2. A thermally grown amorphous SiO2 layer provides an electrically and thermodynamically stable material, where the interface of the SiO2 layer with underlying Si provides a high quality interface as well as superior electrical isolation properties. However, increased scaling and other requirements in microelectronic devices have created the need to use other dielectric materials as gate dielectrics.
The following detailed description refers to the accompanying drawings that show, by way of illustration, specific aspects and embodiments in which the present invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The various embodiments disclosed herein are not necessarily mutually exclusive, as some disclosed embodiments can be combined with one or more other disclosed embodiments to form new embodiments.
The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form an integrated circuit (IC). The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
An embodiment for a method for forming a dielectric layer containing a hafnium oxide and a lanthanide oxide includes forming a layer of hafnium oxide by chemical vapor deposition and forming a layer of lanthanide oxide by electron beam evaporation. The layer of hafnium oxide is adjacent to and in contact with the layer of lanthanide oxide. In an embodiment, a dielectric layer includes a hafnium oxide/lanthanide oxide nanolaminate having a chemical vapor deposited hafnium oxide layer and an electronic beam evaporated lanthanide oxide layer.
Dielectric layers containing a chemical vapor deposited hafnium oxide layer and an electronic beam evaporated lanthanide oxide layer have a larger dielectric constant than silicon dioxide. Such dielectric layers provide a significantly thinner equivalent oxide thickness compared with a silicon oxide layer having the same physical thickness. Alternately, such dielectric layers provide a significantly thicker physical thickness than a silicon oxide layer having the same equivalent oxide thickness. Embodiments include structures for capacitors, transistors, memory devices, and electronic systems with dielectric layers containing a chemical vapor deposited hafnium oxide layer and an electronic beam evaporated lanthanide oxide layer, and methods for forming such structures.
In various embodiments, a dielectric layer includes a hafnium oxide layer and a lanthanide oxide layer, where the hafnium oxide layer is formed by chemical vapor deposition (CVD) and the lanthanide oxide layer is formed by electron beam evaporation. The lanthanide oxide can be selected from Pr2O3, Nd2O3, Sm2O3, Gd2O3, and Dy2O3. In an embodiment, a dielectric layer includes a hafnium oxide/lanthanide oxide nanolaminate.
The term “nanolaminate” means a composite film of ultra thin layers of two or more materials in a layered stack, where the layers are alternating layers of materials of the composite film. Typically, each layer in a nanolaminate has a thickness of an order of magnitude in the nanometer range, up to several tens of nanometers. Further, each individual material layer of the nanolaminate can have a thickness as low as a monolayer of the material. A nanolaminate of hafnium oxide and a lanthanide oxide includes at least one thin layer of hafnium oxide, and one thin layer of the lanthanide oxide, which can be written as a nanolaminate of hafnium oxide/lanthanide oxide. Further, a hafnium oxide/lanthanide oxide nanolaminate is not limited to alternating one lanthanide layer after a hafnium oxide layer, but can include multiple thin layers of a lanthanide oxide alternating with multiple thin layers of hafnium oxide. Further, the number of thin layers of lanthanide oxide and the number of thin layers of hafnium oxide can vary independently within a nanolaminate structure. Additionally, a hafnium oxide/lanthanide oxide nanolaminate can include layers of different lanthanide oxides, where each layer is independently selected from Pr2O3, Nd2O3, Sm2O3, Gd2O3, and Dy2O3. A dielectric layer containing alternating layers of a lanthanide oxide and a hafnium oxide has an effective dielectric constant related to the series combination of the layers of lanthanide oxide and hafnium oxide, which depends on the relative thicknesses of the lanthanide oxide layers and the hafnium oxide layers. Thus, a dielectric containing a hafnium oxide/lanthanide oxide nanolaminate can be engineered to effectively provide a selected dielectric constant.
A gate dielectric 140 of
A SiO2 layer of thickness, t, deposited on a Si surface as a gate dielectric will have a teq larger than its thickness, t. This teq results from the capacitance in the surface channel on which the SiO2 is deposited due to the formation of a depletion/inversion region. This depletion/inversion region may result in teq being from 3 to 6 Angstroms (Å) larger than the SiO2 thickness, t. Thus, with the semiconductor industry driving to scale the gate dielectric equivalent oxide thickness to under 10 Å, the physical thickness for a SiO2 layer used for a gate dielectric would be need to be approximately 4 to 7 Å.
Additional characteristics for a SiO2 layer depend on the gate electrode used in conjunction with the SiO2 gate dielectric. Using a conventional polysilicon gate results in an additional increase in teq for the SiO2 layer. This additional thickness could be eliminated by using a metal gate electrode, though metal gates are not currently used in typical complementary metal-oxide-semiconductor field effect transistor (CMOS) technology. Thus, future devices would be designed towards a physical SiO2 gate dielectric layer of about 5 Å or less. Such a small thickness for a SiO2 oxide layer creates additional problems.
Silicon dioxide is used as a gate dielectric, in part, due to its electrical isolation properties in a SiO2—Si based structure. This electrical isolation is due to the relatively large bandgap of SiO2 (8.9 eV) making it a good insulator from electrical conduction. Signification reductions in its bandgap would eliminate it as a material for a gate dielectric. As the thickness of a SiO2 layer decreases, the number of atomic layers, or monolayers of the SiO2 decreases. At a certain thickness, the number of monolayers will be sufficiently small that the SiO2 layer will not have a complete arrangement of atoms as in a larger or bulk layer. As a result of incomplete formation relative to a bulk structure, a thin SiO2 layer of only one or two monolayers will not form a full bandgap. The lack of a full bandgap in a SiO2 gate dielectric could cause an effective short between an underlying Si channel and an overlying polysilicon gate. This undesirable property sets a limit on the physical thickness to which a SiO2 layer may be scaled. The minimum thickness due to this monolayer effect is thought to be about 7–8 Å. Therefore, for future devices to have a teq less than about 10 Å, dielectrics other than SiO2 need to be considered for use as a gate dielectric.
For a typical dielectric layer used as a gate dielectric, the capacitance is determined as one for a parallel plate capacitance: C=κ∈
t=(κ/κox)t eq=(κ/3.9)t eq.
Thus, materials with a dielectric constant greater than that of SiO2, 3.9, will have a physical thickness that may be considerably larger than a desired teq, while providing the desired equivalent oxide thickness. For example, an alternate dielectric material with a dielectric constant of 10 could have a thickness of about 25.6 Å to provide a teq of 10 Å, not including any depletion/inversion layer effects. Thus, a reduced teq for transistors may be realized by using dielectric materials with higher dielectric constants than SiO2. The thinner teq for lower transistor operating voltages and smaller transistor dimensions may be realized by a significant number of materials, but additional fabricating characteristics makes determining a suitable replacement for SiO2 difficult.
The current view for the microelectronics industry is still for Si based devices. Thus, the gate dielectric employed will grow on a silicon substrate or silicon layer, which places significant restraints on the substitute dielectric material. During the formation of the dielectric on the silicon layer, there exists the possibility that a small layer of SiO2 could be formed in addition to the desired dielectric. The result would effectively be a dielectric layer consisting of two sublayers in parallel with each other and the silicon layer on which the dielectric is formed. In such a case, the resulting capacitance would be that of two dielectrics in series. As a result, the teq of the dielectric layer would be the sum of the SiO2 thickness and a multiplicative factor of the thickness of the dielectric being formed, written as
t eq =t SiO
Thus, if a SiO2 layer is formed in the process, the teq is again limited by a SiO2 layer. Thus, use of an ultra-thin silicon dioxide interface layer should be limited to significantly less than ten angstroms. In the event that a barrier layer is formed between the silicon layer and the desired dielectric in which the barrier layer prevents the formation of a SiO2 layer, the teq would be limited by the layer with the lowest dielectric constant. However, whether a single dielectric layer with a high dielectric constant or a barrier layer with a higher dielectric constant than SiO2 is employed, the layer interfacing with the silicon layer must provide a high quality interface to maintain a high channel carrier mobility.
One of the advantages for using SiO2 as a gate dielectric has been that the formation of the SiO2 layer results in an amorphous gate dielectric. Having an amorphous structure for a gate dielectric is advantageous because grain boundaries in polycrystalline gate dielectrics provide high leakage paths. Additionally, grain size and orientation changes throughout a polycrystalline gate dielectric may cause variations in the layer's dielectric constant. Many materials having a high dielectric constant relative to SiO2 also have a disadvantage of a crystalline form, at least in a bulk configuration. Thus, the best candidates for replacing SiO2 as a gate dielectric are those with high dielectric constant, a relatively large bandgap, and are able to be fabricated as a thin layer with an amorphous form.
Materials such as Ta2O3, TiO2, Al2O3, HfO2, HfSixOy, HfSixOy, and barium strontium titanate (BST) have been proposed as replacements for SiO2 as gate dielectric materials. Additional materials have been proposed to not only provide a material layer with a dielectric constant greater than silicon dioxide, but also to provide adjustment to the insulating properties of the material. Such materials can be provided as nanolaminates, for example, Ta2O5/HfO2, ZrO2/HfO2, Ta2O5/HfO2 nanolaminates. Providing dielectric layers configured as nanolaminates can provide a dielectric layer with relatively low leakage current properties.
In an embodiment of the present invention, a dielectric film having a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide allows for the engineering of a dielectric layer with a dielectric constant significantly higher than that of silicon dioxide and a relatively low leakage current characteristic. Using layers of chemical vapor deposited HfO2 in various embodiments, provides layers, as compared to ZrO2, that have a stronger tendency to form a single phase structure, a higher refractive index when deposited at low temperatures, a larger band gap, higher band offsets on silicon, and better thermal stability against silicide formation. Additionally, amorphous lanthanide oxides provide high oxide capacitance, low leakage current, and high thermal stability.
Another consideration for selecting materials for forming a dielectric layer concerns the roughness of the dielectric layer on a substrate. Surface roughness of the dielectric layer has a significant effect on the electrical properties of the gate oxide, and the resulting operating characteristics of the transistor. Leakage current through a physical 1.0 nanometer gate oxide has been found to be increased by a factor of 10 for every 0.1 increase in the root-mean-square (RMS) roughness.
During a conventional sputtering deposition process stage, particles of the material to be deposited bombard the surface at a high energy. When a particle hits the surface, some particles adhere, and other particles cause damage. High-energy impacts remove body region particles creating pits. The surface of such a deposited layer may have a rough contour due to the rough interface at the body region.
Additionally, the localized non-flat surface morphology of CMOS devices, especially at edges of shallow trench isolations, may make a sputtering process a non-ideal process for CMOS fabrication. Further, a sputtering process introduces the possibility of a damaging effect to the channel region of CMOS devices. Using an alternate metalorganic chemical vapor deposition (MOCVD) process may introduce carbon contamination into a sensitive channel region of a CMOS device, since a MOCVD precursor contains carbon.
In an embodiment, a hafnium oxide layer is formed on a substrate by chemical vapor deposition using a precursor that does not contain carbon or other harmful elements. Further, a CVD precursor can be used that also does not contain chlorine or other halogens. A lanthanide oxide layer is then formed on the hafnium oxide layer, where the lanthanide oxide layer is formed by electron beam evaporation.
Chemical vapor deposition system 200 includes a CVD reaction chamber 205 in which a substrate 210 is mounted in close proximity to a heater 215. Heater 215 is used to maintain substrate 210 at a given temperature during CVD processing. Heater 215 may be used according to various types and configurations of heaters, and arranged in a wide variety of orientations with respect to substrate 210 as are known to those skilled in the art. CVD system 200 also includes a source 220 for a hafnium containing precursor as well as for a carrier gas for the hafnium containing precursor. An additional source 230 provides oxygen gas with an associated carrier gas, such as argon.
Material evaporated using electron gun device 330 travels to substrate 310 through an ionizer ring 345 and shutter 350. Ionizer ring 345 provides supplemental oxygen for processes that require additional oxygen due to lost of oxygen in the evaporation of target materials. For target materials substantially void of oxygen, ionizer ring 345 provides initial oxygen to a film deposited on substrate surface 312 that is to undergo a subsequent oxidation process. Shutter 350 is used in conjunction with the control of electron gun device 330 to control the growth rate of a film on substrate 310. The growth rate is determined using quartz crystal monitors 355, 360. The quartz crystal monitors 355, 360 are coupled to a thickness/rate control 365, typically located outside reaction chamber 305.
Also located outside reaction chamber 305 is an oxygen gas source 370 including a mass-flow controller 375. In an embodiment, the oxygen gas source is ozone gas. Mass-flow controller 375 controls the flow of the oxygen source into reaction chamber 305. Further, a vacuum pump 380 with mass flow controller 385 maintains the overall atmosphere of evaporation system 300 at desired levels prior to, during, and after evaporation.
Electron gun device 330 can include an electron gun and receptacle for a target material that is to be evaporated. Target material placed in the target receptacle of electron gun device 330 is heated by impact from an electron beam from its associated electron gun. The electron beam is generated with an intensity and duration with which to evaporate the material in the target receptacle of electron gun device 330. The evaporated material then distributes throughout the reaction chamber 305. The evaporated material and pre-evaporation contaminants are prevented from depositing on substrate surface 312 in an unwanted manner by shutter 350. Further, electron gun device can be realized using commercially available devices as are known to those skilled in the art.
Ionizer ring 345 provides oxygen necessary to compensate for loss of oxygen in the evaporated target material, or to add initial oxygen for subsequent oxidation processing. In one embodiment, it includes a ring with a center axis. The ring has a plurality of openings adapted to direct oxygen flowing to ionizer ring 345 from oxygen gas source 370 towards substrate surface 312. Oxygen is uniformly distributed to substrate surface 312 by ionizer ring 345 positioned generally parallel to substrate 310.
The electron beam evaporation chamber 300 can be included as part of an overall processing system including CVD system 200 of
For a dielectric layer having a hafnium oxide layer and one or more layers of a lanthanide oxide, the combined thickness of lanthanide oxide layers can be limited to a total thickness between about 2 nanometers and about 10 nanometers. Also, for a dielectric layer having a lanthanide oxide layer and one or more layers of hafnium oxide, the combined thickness of hafnium oxide layers can be limited to a total thickness between about 2 nanometers and about 10 nanometers. In an embodiment, hafnium oxide layers are limited to between about 2 nanometers and about 5 nanometers. In an embodiment, a dielectric layer includes a hafnium oxide layer and multiple layers of lanthanide oxide, where each layer of lanthanide oxide is limited to a thickness between about 2 nanometers and about 10 nanometers.
At block 505, substrate 210 is prepared. Substrate 210 used for forming a transistor is typically a silicon or silicon containing material. In other embodiments, germanium, gallium arsenide, silicon-on-sapphire substrates, or other suitable substrates may be used. This preparation process may include cleaning of substrate 210 and forming layers and regions of the substrate, such as drains and sources of a metal oxide semiconductor (MOS) transistor, prior to forming a gate dielectric. In an embodiment, the substrate is cleaned to provide an initial substrate depleted of its native oxide. In an embodiment, the initial substrate is cleaned to provide a hydrogen-terminated surface. In an embodiment, a silicon substrate undergoes a final hydrofluoric acid, HF, rinse prior to CVD processing to provide the silicon substrate with a hydrogen-terminated surface without a native silicon oxide layer.
In an embodiment, substrate 210 is prepared as a chemical oxide-terminated silicon surface prior to forming a hafnium oxide by chemical vapor deposition. This preparation allows for forming an interface layer to provide a structure that may further aid in reducing the leakage current through the dielectric layer.
The sequencing of the formation of the regions of the transistor being processed follows typical sequencing that is generally performed in the fabrication of a MOS transistor as is well known to those skilled in the art. Included in the processing is the masking of substrate regions to be protected during the gate dielectric formation, as is typically performed in MOS fabrication. In this embodiment, the unmasked region may include a body region of a transistor; however one skilled in the art will recognize that other semiconductor device structures may utilize this process. Additionally, substrate 210 in its ready for processing form is conveyed into a position in reaction chamber 205 for CVD processing.
At block 510, a layer of hafnium oxide is formed by chemical vapor deposition. In an embodiment, a sublimation technique is used for precursor delivery, where the precursor material is solid and held in source 220 and the substrate is maintained at a temperature ranging from about 200° C. to about 400° C. The sublimation temperature is maintained at about 63° C. with a vapor pressure of about 5 Torr. The precursor material is a hafnium-nitrato (Hf(NO3)4 precursor with an argon carrier gas. Oxygen along with an argon carrier gas is provided from source 230. Alternately, the hafnium oxide layer can be formed without providing additional oxygen from source 230 with oxygen for the hafnium oxide provided by the decomposition of the Hf(NO3)4 precursor. Utilizing Hf(NO3)4 as the precursor for the chemical vapor deposition allows the use of only nitrogen and oxygen. As a result, carbon is not introduced into the device being process during the formation of the hafnium oxide layer. Further, no halogen, such as chlorine, is introduced into the device since a halide is not used. For embodiments in which the introduction of carbon or halogen residue is not a significant detriment, other hafnium-containing precursors, such as C16H36HfO4, HfI4, and HfCl4, can be used in the CVD processing of the hafnium oxide layer. Also, other CVD techniques may be used to form the hafnium oxide layer.
Upon forming the CVD hafnium oxide layer, a determination is made as to whether the desired number of layers of a lanthanide oxide has been formed, at block 515. If the desired number of layers of a lanthanide oxide has been made, a determination is made as to whether the desired number of layers of hafnium oxide has been processed, at block 525. Such a case may occur in embodiments for a dielectric layer having hafnium oxide formed as consecutive layers on a lanthanide oxide layer. If more layers of hafnium oxide are required for the given application, the overall process continues as a chemical vapor deposition, at block 510.
If it is determined, at block 515, that the desired number of layers of a lanthanide oxide has not been formed, then a layer of lanthanide oxide is formed on substrate 210, at block 520, which may include hafnium oxide layers and other lanthanide oxide layers. Substrate 210 in the CVD system, as depicted in the block diagram of
Substrate 310, suitably masked for the given application and process procedures, is moved into evaporation chamber 305. Electron gun 330 contains a receptacle for a source target on which an electron beam is directed. Electron gun controller 335 regulates the rate of evaporation of material from the target source. Alternatively, evaporation chamber 305 can include multiple electron guns, where each electron gun is directed to different targets containing sources to form selected lanthanide oxides to be used at different times in the process.
In an embodiment, the target source of electron gun 330 contains a ceramic Pr6O11 source, which is evaporated due to the impact of the electron beam. The evaporated material is then distributed throughout the chamber 305. A dielectric layer of Pr2O3 is grown on surface 312 of substrate 310, which is maintained at a temperature ranging from about 100° C. to about 150° C. The growth rate can vary with a typical rate of 0.1 Å/s. In an embodiment in which a lanthanide is first formed on a substrate prior to forming a hafnium oxide layer, a Pr2O3 layer may include a thin amorphous interfacial layer separating a crystalline layer of Pr2O3 from the substrate on which it is grown. This thin amorphous layer may be beneficial in reducing the number of interface charges and eliminating any grain boundary paths for conductance from the substrate. Other source materials can be used for forming a Pr2O3 layer, as are known to those skilled in the art.
Alternately, the lanthanide oxide layer formed by electron beam evaporation for a dielectric layer containing a chemical vapor deposited hafnium oxide and a lanthanide oxide can be an oxide selected from Nd2O3, Sm2O3, Gd2O3, or Dy2O3. Further, a dielectric layer may include a number of hafnium oxide layers and a number of lanthanide oxide layers, where the lanthanide oxide layers are different lanthanide oxides. The different lanthanide oxides can be selected from Pr2O3, Nd2O3, Sm2O3, Gd2O3, and Dy2O3. The source material for the particular lanthanide oxide is chosen from commercial materials for forming the lanthanide oxide by electron bean evaporation, as is known by those skilled in the art.
After forming the layer of lanthanide oxide, at block 520, a determination is made as to whether the desired number of hafnium oxide layers has been formed, at block 525. If the desired number of hafnium oxide layers has not been formed, substrate 310 is moved back into chemical vapor deposition system 200 and the process continues, at block 510. If it is determined that the desired number of hafnium oxide layers have been formed, at block 525, it is then determined whether the desired number of layers of a lanthanide oxide have been formed, at block 530. If the desired number of lanthanide oxide layers has not been formed, a layer of lanthanide oxide is formed by electron beam evaporation, at block 520, and the process continues. If is determined that the desired number of lanthanide oxide layers has been formed, at block 530, and if the desired number of hafnium oxide layers has been formed, then the substrate is further processed to complete device processing, at block 535.
If the dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide has been formed to have the desired thickness, the growth of the dielectric layer is complete. The dielectric layer may be annealed. To avoid the diffusion of oxygen during annealing to the semiconductor substrate surface, annealing may be performed in an oxygen-free environment for short periods of time. An embodiment of an annealing environment may include a nitrogen atmosphere. In addition to limiting or avoiding oxygen diffusion to the semiconductor substrate, the relatively low processing temperatures employed by chemical vapor deposition of the hafnium oxide layers and by electron beam evaporation of the lanthanide layers allows for the formation of an amorphous dielectric layer.
At block 535, after forming the dielectric film containing chemical vapor deposited hafnium oxide and electron beam deposited lanthanide oxide, processing the device having this dielectric layer is completed. In an embodiment, completing the device includes completing the formation of a transistor. In an embodiment, completing the device includes completing the formation of a capacitor. In an embodiment, completing the process includes completing the construction of a memory device having an array with access transistors formed with gate dielectrics containing chemical vapor deposited hafnium oxide and electron beam deposited lanthanide oxide. In an embodiment, completing the process includes the formation of an electronic system including an information handling device that uses electronic devices with transistors formed with dielectric layers having a chemical vapor deposited hafnium oxide and an electron beam deposited lanthanide oxide.
Upon reading and comprehending this disclosure, it can be appreciated by those skilled in the art that the elements of a method for forming a dielectric layer containing chemical vapor deposited hafnium oxide and electron beam deposited lanthanide oxide in the embodiment of
The elements for a method for forming a dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam deposited lanthanide oxide as illustrated in
In an embodiment, a dielectric containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide is formed as a nanolaminate. The nanolaminate may have multiple layers of different lanthanide oxides selected from Pr2O3, Nd2O3, Sm2O3, Gd2O3, and Dy2O3. For a dielectric layer having a hafnium oxide layer and one or more layers of a lanthanide oxide, the combined thickness of lanthanide oxide layers can range from about 2 nanometers to about 10 nanometers. Also, for a dielectric layer having a lanthanide oxide layer and one or more layers of hafnium oxide, the combined thickness of hafnium oxide layers can range from about 2 nanometers to about 10 nanometers. In an embodiment, the combined thickness of the hafnium oxide layers ranges from about 2 nanometers to about 5 nanometers. In an embodiment, a dielectric layer includes a hafnium oxide layer and multiple layers of lanthanide oxide, where each layer of lanthanide oxide has a thickness ranging from about 2 nanometers to about 10 nanometers. In an embodiment, a dielectric layer includes a lanthanide oxide layer and multiple layers of hafnium oxide, where each layer of hafnium oxide has a thickness ranging from about 2 nanometers to about 10 nanometers. In an embodiment, a dielectric layer containing a chemical vapor deposited hafnium oxide layer and an electron beam evaporated lanthanide oxide layer has a thickness ranging from about 2 nanometers to about 20 nanometers.
A dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam deposited lanthanide oxide may be processed in a chemical vapor deposition system such as CVD system 200 and evaporation system 300 under computer control. Instructions stored in a computer readable medium are executed by a computer to accurately control the integrated functioning of the elements of chemical vapor deposition system 200 and evaporation system 300 to form a dielectric layer containing hafnium oxide and a lanthanide oxide, according to various embodiments. The computer-executable instructions may be provided in any computer-readable medium. Such computer-readable medium may include, but is not limited to, floppy disks, diskettes, hard disks, CD-ROMS, flash ROMS, nonvolatile ROM, and RAM.
Dielectric layers containing chemical vapor deposited hafnium oxide layers and electron beam evaporated lanthanide oxide layers can have a wide range of dielectric constants determined by the series configuration and relative thickness of the hafnium oxide layers and the lanthanide oxide layers. In bulk form, HfO2 has a dielectric constant of about 25. Bulk Pr2O3 has a dielectric constant of about 31, while the dielectric constants for Nd2O3, Sm2O3, Gd2O3, and Dy2O3, in bulk form, are generally also in the range of 25–30. Consequently, a dielectric layer containing bulk layers of hafnium oxide and lanthanide oxide could be expected to have a dielectric constant engineered in the range from about 25 to about 31. Such a dielectric layer would have a teq that is about one-sixth to one-eight smaller than a silicon oxide layer of the same thickness.
However, a thin dielectric layer with an interfacial layer formed between the surface of the substrate and the first layer of a hafnium oxide or a lanthanide oxide will have a teq that is based on an interfacial layer physically in parallel with the dielectric layer equivalently forming a series configuration of electrical structures. Thus, the dielectric layer formed having an interfacial layer between it and the substrate on which it is grown can have an effective dielectric constant considerably less than a dielectric constant associated with the combination of hafnium oxide and lanthanide oxide layers.
Effective dielectric constants associated with thin layers of Pr2O3, Nd2O3, Sm2O3, Gd2O3, and Dy2O3 oxides on silicon have been reported to have dielectric constants in the range of 11 to 15 with interfacial regions having a thickness in the of about 0.5 nm to about 1.1 nm. See J. Sanghun et al., Technical Digest of International Electron Devices Meetings 2001, pp. 471–474 (2001). Similarly, chemical vapor deposited HfO2 also has been reported to have an effective dielectric constant reduced from its bulk value to a value in the range of 18 to 22 when formed as a thin layer on a silicon substrate with an interfacial layer. See J. Park et al., Journal of the Electrochemical Society, vol. 149: no. 1, pp. G89-G94 (2002). The effective dielectric constants for thin dielectric layers containing any of these materials and/or combinations of these materials may be reduced from their bulk value depending on the thickness and material composition of any interfacial layer that may be formed.
Further, for those cases in which a dielectric layer containing chemical vapor deposited hafnium oxide and electron beam evaporated lanthanide oxide is formed with little or no interfacial layer, the dielectric layer may be subject to a thin film effect related to the abrupt termination of the film. A planar bulk or thick film can be considered as a bulk region with two surface regions. Due to the termination of the thick film, the properties of the two surface regions can vary from that of the bulk region. In a thick film, the effective properties of the film are dominated by the bulk region. In a thin film, including nanolaminates, the properties of the thin film are effectively controlled by two surface regions. See K. Natori et al., Applied Physics Letters, vol. 73: no. 5, pp. 632–634 (1998). Thus, thin films of hafnium oxide and lanthanide oxide may have effective dielectric constants reduced from their bulk values without being formed in a structure with interfacial regions. Without a size effect, dielectric layers containing hafnium oxide and lanthanide oxide may have a dielectric constant in the range of about 25 to about 31. With a size effect, dielectric layers containing hafnium oxide and lanthanide oxide may have dielectric constants in the range from about 11 to about 16.
The embodiments described herein provide a process for growing a dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide having a wide range of useful equivalent oxide thickness, teq. The relatively large dielectric constant for such a dielectric layer ranges from about 11 to about 31, depending on the presence of an interfacial layer and/or on a size effect. Forming a dielectric layer according to various embodiments with a thickness ranging from 2 nanometers to 20 nanometers allows for the engineering of dielectric layers achieving a teq in the range of about 0.7 nanometers to about 7 nanometers. Without an interfacial layer and without a size effect, the teq for such a dielectric layer may range from about 0.25 nanometers to about 2.5 nanometers. A dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide may be formed for applications with a teq between 10 Å and 20 Å, or less than 10 Å.
Dielectric layers containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide using embodiments of the present invention may be engineered with various structures and compositions including an amorphous structure. Embodiments using low processing temperatures tend to provide an amorphous structure, which is better suited for reducing leakage current than structures exhibiting a polycrystalline structure or a partial polycrystalline structure.
Embodiments for forming a dielectric layer including CVD processing of a hafnium oxide and processing of an lanthanide oxide by electron beam evaporation may be implemented to form transistors, capacitors, memory devices, and other electronic systems including electro-optic devices, microwave devices, and information handling devices. With careful preparation and engineering of the dielectric layer limiting the size of interfacial regions, a teq less than about 10 Å for these devices is anticipated.
A transistor 100 as depicted in
A gate 150 is formed over gate dielectric 140. Typically, forming gate 150 may include forming a polysilicon layer, though a metal gate may be formed in an alternative process. An interfacial layer 133 may form between body region 132 and gate dielectric 140. In an embodiment, interfacial layer 133 may be limited to a relatively small thickness compared to gate dielectric 140, or to a thickness significantly less than gate dielectric 140 as to be effectively eliminated. Forming the substrate, the source and drain regions, and the gate is performed using standard processes known to those skilled in the art. Additionally, the sequencing of the various elements of the process for forming a transistor is conducted with standard fabrication processes, also as known to those skilled in the art.
The method for forming a dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide in various embodiments may be applied to other transistor structures having dielectric layers.
The embodiments of methods for forming dielectric layers containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide may also be applied to forming capacitors in various integrated circuits, memory devices, and electronic systems. In an embodiment for forming a capacitor 800 illustrated in
Transistors, capacitors, and other devices dielectric layers containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide using methods described herein may be implemented into memory devices and electronic systems including information handling devices. Such information devices may include wireless systems, telecommunication systems, and computers. It will be recognized by one skilled in the art that several types of memory devices and electronic systems including information handling devices utilize embodiments of the present invention.
It will be understood that the above description of a memory device is intended to provide a general understanding of the memory and is not a complete description of all the elements and features of a specific type of memory, such as DRAM (Dynamic Random Access Memory). Further, embodiments are equally applicable to any size and type of memory circuit and are not intended to be limited to the DRAM described above. Other alternative types of devices include SRAM (Static Random Access Memory) or Flash memories. Additionally, the DRAM could be a synchronous DRAM commonly referred to as SGRAM (Synchronous Graphics Random Access Memory), SDRAM (Synchronous Dynamic Random Access Memory), SDRAM II, and DDR SDRAM (Double Data Rate SDRAM), as well as Synchlink or Rambus DRAMs and other emerging DRAM technologies.
A dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide, using methods described herein, provides a reliable dielectric layer having an equivalent oxide thickness thinner than attainable using SiO2. The formation of these dielectric layers provides for enhanced dielectric and electrical properties relative to those attained with an amorphous SiO2 layer. Additionally, forming hafnium oxide layers by chemical vapor deposition with precursors not containing carbon permits the formation of the hafnium oxide layers without unwanted contamination associated with carbon residue. These properties of dielectric layers containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide allow for application as dielectric layers in numerous devices and systems.
Capacitors, transistors, electro-optic devices, higher level ICs or devices, and electronic systems are constructed utilizing various embodiments for forming a dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide structured to provide an ultra thin equivalent oxide thickness, teq. Dielectric layers containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide are formed having a dielectric constant substantially higher than that of silicon dioxide, where such dielectric layers are capable of a teq thinner than 10 Å, thinner than the expected limit for SiO2 gate dielectrics. The thinner teq of these dielectric layers allows for a higher capacitance than SiO2 gate dielectrics, which provides further effective scaling for microelectronic devices and systems. At the same time, the physical thickness of the dielectric layer containing a chemical vapor deposited hafnium oxide and an electron beam evaporated lanthanide oxide is much larger than the SiO2 thickness associated with the teq limit of SiO2. Forming the larger thickness aids in the manufacturing process for dielectric layers.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the present invention includes any other applications in which the above structures and fabrication methods are used. The scope of the present invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US3357961||24 May 1965||12 Dic 1967||Exxon Research Engineering Co||Copolymers of ethylene and hexadiene 1, 5|
|US4413022||21 Jun 1979||1 Nov 1983||Canon Kabushiki Kaisha||Method for performing growth of compound thin films|
|US5049516||15 Dic 1989||17 Sep 1991||Mitsubishi Denki Kabushiki Kaisha||Method of manufacturing semiconductor memory device|
|US5302461||5 Jun 1992||12 Abr 1994||Hewlett-Packard Company||Dielectric films for use in magnetoresistive transducers|
|US5426603||25 Ene 1994||20 Jun 1995||Hitachi, Ltd.||Dynamic RAM and information processing system using the same|
|US5572052||19 Ene 1995||5 Nov 1996||Mitsubishi Denki Kabushiki Kaisha||Electronic device using zirconate titanate and barium titanate ferroelectrics in insulating layer|
|US6010969||2 Oct 1996||4 Ene 2000||Micron Technology, Inc.||Method of depositing films on semiconductor devices by using carboxylate complexes|
|US6020024||4 Ago 1997||1 Feb 2000||Motorola, Inc.||Method for forming high dielectric constant metal oxides|
|US6207589||29 Feb 2000||27 Mar 2001||Sharp Laboratories Of America, Inc.||Method of forming a doped metal oxide dielectric film|
|US6217645||2 Sep 1999||17 Abr 2001||Micron Technology, Inc||Method of depositing films by using carboxylate complexes|
|US6225237||1 Sep 1998||1 May 2001||Micron Technology, Inc.||Method for forming metal-containing films using metal complexes with chelating O- and/or N-donor ligands|
|US6273951||16 Jun 1999||14 Ago 2001||Micron Technology, Inc.||Precursor mixtures for use in preparing layers on substrates|
|US6297539||6 Jul 2000||2 Oct 2001||Sharp Laboratories Of America, Inc.||Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for same|
|US6300203||5 Oct 2000||9 Oct 2001||Advanced Micro Devices, Inc.||Electrolytic deposition of dielectric precursor materials for use in in-laid gate MOS transistors|
|US6313035||31 May 1996||6 Nov 2001||Micron Technology, Inc.||Chemical vapor deposition using organometallic precursors|
|US6348386||16 Abr 2001||19 Feb 2002||Motorola, Inc.||Method for making a hafnium-based insulating film|
|US6368398||19 Ene 2001||9 Abr 2002||Micron Technology, Inc.||Method of depositing films by using carboxylate complexes|
|US6420279||28 Jun 2001||16 Jul 2002||Sharp Laboratories Of America, Inc.||Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate|
|US6451641||27 Feb 2002||17 Sep 2002||Advanced Micro Devices, Inc.||Non-reducing process for deposition of polysilicon gate electrode over high-K gate dielectric material|
|US6451695||22 Dic 2000||17 Sep 2002||Genus, Inc.||Radical-assisted sequential CVD|
|US6455717||28 Ago 2000||24 Sep 2002||Micron Technology, Inc.||Metal complexes with chelating O-and/or N-donor ligands|
|US6458701||12 Oct 2000||1 Oct 2002||Samsung Electronics Co., Ltd.||Method for forming metal layer of semiconductor device using metal halide gas|
|US6465334||5 Oct 2000||15 Oct 2002||Advanced Micro Devices, Inc.||Enhanced electroless deposition of dielectric precursor materials for use in in-laid gate MOS transistors|
|US6482740||15 May 2001||19 Nov 2002||Asm Microchemistry Oy||Method of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH|
|US6495436||9 Feb 2001||17 Dic 2002||Micron Technology, Inc.||Formation of metal oxide gate dielectric|
|US6509280||13 Feb 2002||21 Ene 2003||Samsung Electronics Co., Ltd.||Method for forming a dielectric layer of a semiconductor device|
|US6514828||20 Abr 2001||4 Feb 2003||Micron Technology, Inc.||Method of fabricating a highly reliable gate oxide|
|US6521911||19 Jul 2001||18 Feb 2003||North Carolina State University||High dielectric constant metal silicates formed by controlled metal-surface reactions|
|US6527866||9 Feb 2000||4 Mar 2003||Conductus, Inc.||Apparatus and method for deposition of thin films|
|US6531354||17 Ene 2001||11 Mar 2003||North Carolina State University||Lanthanum oxide-based gate dielectrics for integrated circuit field effect transistors|
|US6534420||18 Jul 2001||18 Mar 2003||Micron Technology, Inc.||Methods for forming dielectric materials and methods for forming semiconductor devices|
|US6537613||10 Abr 2000||25 Mar 2003||Air Products And Chemicals, Inc.||Process for metal metalloid oxides and nitrides with compositional gradients|
|US6541079||25 Oct 1999||1 Abr 2003||International Business Machines Corporation||Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique|
|US6544875||7 Ene 2000||8 Abr 2003||Texas Instruments Incorporated||Chemical vapor deposition of silicate high dielectric constant materials|
|US6586349||21 Feb 2002||1 Jul 2003||Advanced Micro Devices, Inc.||Integrated process for fabrication of graded composite dielectric material layers for semiconductor devices|
|US6586792||15 Mar 2001||1 Jul 2003||Micron Technology, Inc.||Structures, methods, and systems for ferroelectric memory transistors|
|US6608378||26 Ago 2002||19 Ago 2003||Micron Technology, Inc.||Formation of metal oxide gate dielectric|
|US6613656||13 Feb 2001||2 Sep 2003||Micron Technology, Inc.||Sequential pulse deposition|
|US6627503||30 Abr 2002||30 Sep 2003||Sharp Laboratories Of America, Inc.||Method of forming a multilayer dielectric stack|
|US6632279||13 Oct 2000||14 Oct 2003||Asm Microchemistry, Oy||Method for growing thin oxide films|
|US6639267||29 Jul 2002||28 Oct 2003||Micron Technology, Inc.||Capacitor dielectric having perovskite-type crystalline structure|
|US6645882||17 Ene 2002||11 Nov 2003||Advanced Micro Devices, Inc.||Preparation of composite high-K/standard-K dielectrics for semiconductor devices|
|US6661058||11 Feb 2002||9 Dic 2003||Micron Technology, Inc.||Highly reliable gate oxide and method of fabrication|
|US6674138||31 Dic 2001||6 Ene 2004||Advanced Micro Devices, Inc.||Use of high-k dielectric materials in modified ONO structure for semiconductor devices|
|US6682602||19 Ago 2002||27 Ene 2004||Micron Technology, Inc.||Chemical vapor deposition systems including metal complexes with chelating O- and/or N-donor ligands|
|US6683011||14 Nov 2001||27 Ene 2004||Regents Of The University Of Minnesota||Process for forming hafnium oxide films|
|US6699745 *||27 Mar 1998||2 Mar 2004||Texas Instruments Incorporated||Capacitor and memory structure and method|
|US6699747||18 Nov 2002||2 Mar 2004||Infineon Technologies Ag||Method for increasing the capacitance in a storage trench|
|US6713846||25 Ene 2002||30 Mar 2004||Aviza Technology, Inc.||Multilayer high κ dielectric films|
|US6730575||30 Ago 2001||4 May 2004||Micron Technology, Inc.||Methods of forming perovskite-type material and capacitor dielectric having perovskite-type crystalline structure|
|US6750066||8 Abr 2002||15 Jun 2004||Advanced Micro Devices, Inc.||Precision high-K intergate dielectric layer|
|US6762114||31 Dic 2002||13 Jul 2004||Texas Instruments Incorporated||Methods for transistor gate fabrication and for reducing high-k gate dielectric roughness|
|US6767795||17 Ene 2002||27 Jul 2004||Micron Technology, Inc.||Highly reliable amorphous high-k gate dielectric ZrOXNY|
|US6770536||3 Oct 2002||3 Ago 2004||Agere Systems Inc.||Process for semiconductor device fabrication in which a insulating layer is formed on a semiconductor substrate|
|US6787413||17 Jun 2002||7 Sep 2004||Micron Technology, Inc.||Capacitor structure forming methods|
|US6790791||15 Ago 2002||14 Sep 2004||Micron Technology, Inc.||Lanthanide doped TiOx dielectric films|
|US6800567||22 Ago 2002||5 Oct 2004||Hynix Semiconductor Inc.||Method for forming polyatomic layers|
|US6812100||13 Mar 2002||2 Nov 2004||Micron Technology, Inc.||Evaporation of Y-Si-O films for medium-k dielectrics|
|US6831315||22 Feb 2001||14 Dic 2004||Asm International N.V.||Conformal thin films over textured capacitor electrodes|
|US6844203||30 Ago 2001||18 Ene 2005||Micron Technology, Inc.||Gate oxides, and methods of forming|
|US6884739||15 Ago 2002||26 Abr 2005||Micron Technology Inc.||Lanthanide doped TiOx dielectric films by plasma oxidation|
|US6893984||20 Feb 2002||17 May 2005||Micron Technology Inc.||Evaporated LaA1O3 films for gate dielectrics|
|US6900122||20 Dic 2001||31 May 2005||Micron Technology, Inc.||Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics|
|US6921702||30 Jul 2002||26 Jul 2005||Micron Technology Inc.||Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics|
|US6930346||31 Ago 2004||16 Ago 2005||Micron Technology, Inc.||Evaporation of Y-Si-O films for medium-K dielectrics|
|US6958302||4 Dic 2002||25 Oct 2005||Micron Technology, Inc.||Atomic layer deposited Zr-Sn-Ti-O films using TiI4|
|US6979855||27 Ene 2004||27 Dic 2005||Micron Technology, Inc.||High-quality praseodymium gate dielectrics|
|US20010009695||18 Ene 2001||26 Jul 2001||Saanila Ville Antero||Process for growing metalloid thin films|
|US20010042505||18 Jul 2001||22 Nov 2001||Micron Technology, Inc.||Precursor mixtures for use in preparing layers on substrates|
|US20010051442||28 Jun 2001||13 Dic 2001||Dina Katsir||Method for producing high surface area foil electrodes|
|US20020001971||27 Jun 2001||3 Ene 2002||Hag-Ju Cho||Methods of manufacturing integrated circuit devices that include a metal oxide layer disposed on another layer to protect the other layer from diffusion of impurities and integrated circuit devices manufactured using same|
|US20020086507||26 Dic 2001||4 Jul 2002||Park Dae Gyu||Method of forming a metal gate in a semiconductor device|
|US20020086555||5 Nov 2001||4 Jul 2002||Micron Technology, Inc.||Methods of forming silicon-Doped Aluminum oxide, and methods of forming tranisistors and memory devices|
|US20020089023||5 Ene 2001||11 Jul 2002||Motorola, Inc.||Low leakage current metal oxide-nitrides and method of fabricating same|
|US20020089063||8 Ene 2001||11 Jul 2002||Ahn Kie Y.||Copper dual damascene interconnect technology|
|US20020090806||22 Oct 2001||11 Jul 2002||Ahn Kie Y.||Copper dual damascene interconnect technology|
|US20020111001||9 Feb 2001||15 Ago 2002||Micron Technology, Inc.||Formation of metal oxide gate dielectric|
|US20020122885||1 Mar 2001||5 Sep 2002||Micron Technology, Inc.||Methods, systems, and apparatus for uniform chemical-vapor depositions|
|US20020130338||15 Mar 2001||19 Sep 2002||Micron Technology, Inc.||Structures, methods, and systems for ferroelectric memory transistors|
|US20020155688||20 Abr 2001||24 Oct 2002||Ahn Kie Y.||Highly reliable gate oxide and method of fabrication|
|US20020155689||11 Feb 2002||24 Oct 2002||Ahn Kie Y.||Highly reliable gate oxide and method of fabrication|
|US20020167089||14 May 2001||14 Nov 2002||Micron Technology, Inc.||Copper dual damascene interconnect technology|
|US20020192974||13 Jun 2001||19 Dic 2002||Ahn Kie Y.||Dielectric layer forming method and devices formed therewith|
|US20020192975||17 Jun 2002||19 Dic 2002||Ahn Kie Y.||Dielectric layer forming method and devices formed therewith|
|US20020192979||17 Jun 2002||19 Dic 2002||Ahn Kie Y.||Dielectric layer forming method and devices formed therewith|
|US20030001241||28 May 2002||2 Ene 2003||Agere Systems Guardian Corp.||Semiconductor device and method of fabrication|
|US20030003702||26 Ago 2002||2 Ene 2003||Micron Technology, Inc.||Formation of metal oxide gate dielectric|
|US20030008243||9 Jul 2001||9 Ene 2003||Micron Technology, Inc.||Copper electroless deposition technology for ULSI metalization|
|US20030017717||18 Jul 2001||23 Ene 2003||Ahn Kie Y.||Methods for forming dielectric materials and methods for forming semiconductor devices|
|US20030020169||1 Abr 2002||30 Ene 2003||Ahn Kie Y.||Copper technology for ULSI metallization|
|US20030020180||24 Jul 2001||30 Ene 2003||Ahn Kie Y.||Copper technology for ULSI metallization|
|US20030042526||29 Ago 2001||6 Mar 2003||Micron Technology, Inc.||Method of improved high K dielectric-polysilicon interface for CMOS devices|
|US20030045060||30 Ago 2001||6 Mar 2003||Micron Technology, Inc.||Crystalline or amorphous medium-k gate oxides, Y2O3 and Gd2O3|
|US20030045078||30 Ago 2001||6 Mar 2003||Micron Technology, Inc.||Highly reliable amorphous high-K gate oxide ZrO2|
|US20030048666||21 Jun 2002||13 Mar 2003||Micron Technology, Inc.||Graded composition metal oxide tunnel barrier interpoly insulators|
|US20030049942||22 Ago 2002||13 Mar 2003||Suvi Haukka||Low temperature gate stack|
|US20030052358||25 Oct 2002||20 Mar 2003||Micron Technology Inc.||Method of improved high K dielectric - polysilicon interface for CMOS devices|
|US20030059535||25 Sep 2001||27 Mar 2003||Lee Luo||Cycling deposition of low temperature films in a cold wall single wafer process chamber|
|US20030119246||20 Dic 2001||26 Jun 2003||Micron Technology, Inc.||Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics|
|US20030119291||20 Dic 2001||26 Jun 2003||Micron Technology, Inc.||Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics|
|1||"Praseodymium Oxide, Pr2O3 For Optical Coating", Technical Publication by CERAC about Praseodymium Oxide, http://www.cerac.com/pubs/proddata/pr2o3.htm, (Sep. 21, 2005), 1-2.|
|2||Aarik, Jaan, et al., "Influence of substrate temperature on atomic layer growth and properties of HfO/sub 2/ thin films", Thin Solid Films, 340(1-2), (1999), 110-116.|
|3||Aarik, Jaan, et al., "Phase transformations in hafnium dioxide thin films grown by atomic layer deposition at high temperatures", Applied Surface Science, 173(1-2), (Mar. 2001), 15-21.|
|4||Aarik, Jaan, et al., "Texture development in nanocrystalline hafnium dioxide thin films grown by atomic layer deposition", Journal of Crystal Growth, 220(1-2), (Nov. 15, 2000), 105-113.|
|5||Ahn, Kie Y., et al., "Ald of Amorphous Lanthanide Doped Tiox Films", U.S. Appl. No. 11/092,072, filed Mar. 29, 2005.|
|6||Ahn, Kie Y., et al., "Atomic Layer Deposited Hafnium Tantalum Oxide Dielectrics", U.S. Appl. No. 11/029,757, filed Jan. 5, 2005.|
|7||Ahn, Kie Y., et al., "Atomic Layer Deposited Lanthanum Aluminum Oxide Dielectric Layer", U.S. Appl. No. 10/930,167, filed Aug. 31, 2004.|
|8||Ahn, Kie Y., et al., "Atomic Layer Deposited Lanthanum Hafnium Oxide Dielectrics", U.S. Appl. No. 11/010,526, filed Dec. 13, 2004.|
|9||Ahn, Kie Y., et al., "Atomic Layer Deposited Titanium Aluminum Oxide Films", U.S. Appl. No. 10/931,533, filed Aug. 31, 2004.|
|10||Ahn, Kie Y., et al., "Atomic Layer Deposition of Hf3N4/HfO2 Films as Gate Dielectrics", U.S. Appl. No. 11/063,717, filed Feb. 23, 2005.|
|11||Ahn, Kie Y., et al., "Atomic Layer Deposition of Zirconium-Doped Tantalum Oxide Films", U.S. Appl. No. 10/909,959, filed Aug. 2, 2004.|
|12||Ahn, Kie Y., et al., "Atomic Layer Deposition of Zr3N4/ZrO2 Films as Gate Dielectrics", U.S. Appl. No. 11/058,563, filed Feb. 15, 2005.|
|13||Ahn, Kie Y., et al., "Hybrid ALD-CVD of PrXOY/ZrO2 Films as Gate Dielectrics", U.S. Appl. No. 11/010,766, filed Dec. 13, 2004.|
|14||Ahn, Kie Y., et al., "Ruthenium Gate for a Lanthanide Oxide Dielectric Layer", U.S. Appl. No. 10/926,812, filed Aug. 26, 2004.|
|15||Bendoraitis, J G., et al., "Optical energy gaps in the monoclinic oxides of hafnium and zirconium and their solid solutions", Journal of Physical Chemistry, 69(10), (1965), 3666-3667.|
|16||Bunshah, Rointan F., et al., "Deposition Technologies for Films and Coatings: Developments and Applications", Park Ridge, N.J., USA.: Noyes Publications, (1982), 102-103.|
|17||Callegari, A., et al., "Physical and electrical characterization of Hafnium oxide and Hafnium silicate sputtered films", Journal of Applied Physics, 90(12), (Dec. 15, 2001), 6466-75.|
|18||Cheng, Baohong, et al., "The Impact of High-k Gate Dielectrics and Metal Gate Electrodes on Sub-100nm MOSFET's", IEEE Transactions on Electron Devices, 46(7), (Jul. 1999), 1537-1544.|
|19||Chin, A., et al., "High Quality La2O3 and Al2O3 Gate Dielectrics with Equivalent Oxide Thickness 5-10A", Digest of Technical Papers, 2000 Symposium on VLSI Technology, 2000, Honolulu, (Jun. 13-15, 2000), 16-17.|
|20||Clark, P, "IMEC Highlights Hafnium, Metal Gates for High-k Integration", Semiconductor Business News, at Silicon Strategies.com, (Oct. 11, 2002), 2 pages.|
|21||Colombo, D., et al., "Anhydrous Metal Nitrates as Volatile Single Source Precursors of the CVD of Metal Oxide Films", Communications, Department of EE, U of M, Mpls, MN, (Jul. 7, 1998), 3 pages.|
|22||Conley Jr., J F., et al., "Atomic Layer Deposition of Hafnium Oxide Using Anhydrous Hafnium Nitrate", Electrochemical and Solid State Letters, 5(5), (2002), C57-C59.|
|23||Copel, M., et al., "Formation of a stratified lanthanum silicate dielectric by reaction with Si(001)", Applied Physics Letters, 78(11), (Mar. 12, 2001), 1607-1609.|
|24||Dimoulas, A., et al., "Structural and electrical quality of the high-k dielectric Y2O3 on Si (001): Dependence on growth parameters", Journal of Applied Physics, 92(1), (Jul. 1, 2002), 426-431.|
|25||Forsgren, Katarina, "Atomic Layer Deposition of HfO2 using hafnium iodide", Conference held in Monterey, California, (May 2001), 1 page.|
|26||Forsgren, Katarina, "CVD and ALD of Group IV- and V-Oxides for Dielectric Applications", Comprehensive Summaries of Uppsala Dissertation from the Faculty of Science and Technology, 665, (2001).|
|27||Guha, S, et al., "Atomic beam deposition of lanthanum-and yttrium-based oxide thin films for gate dielectrics", Applied Physics Letters, 77, (2000), 2710-2712.|
|28||Guillaumot, B, et al., "75 nm damascene metal gate and high-k integration for advanced CMOS devices", Technical Digest of International Electron Devices Meeting 2002, (2002), 355-358.|
|29||Gusev, E P., "Ultrathin High-K Dielectrics Grown by Atomic Layer Deposition: A Comparative Study of ZrO2, HfO2, Y2O3 and Al2O3", Electrochemical Society Proceedings vol. 2001-9, (2001), 189-195.|
|30||Gutowski, M J., "Thermodynamic stability of high-K dielectric metal oxides ZrO/sub 2/ and HfO/sub 2/ in contact with Si and SiO/sub 2/", Applied Physics Letters, 80(11), (Mar. 18, 2002), 1897-1899.|
|31||Hoshino, Y., et al., "Characterization and Control of the HfO2/Si(001) Interfaces", Applied Physics Letters, 81, (Sep. 30, 2002),2650-2652.|
|32||Huang, C. H., et al., "La/sub 2/O/sub 3//Si/sub 0.3/Ge/sub 0.7/ p-MOSFETs with high hole mobility and good device characteristics", IEEE Electron Device Letters, 23(12), (Dec. 2002), 710-712.|
|33||Hubbard, K. J., "Thermodynamic stability of binary oxides in contact with silicon", Journal of Materials Research, 11(11), (Nov. 1996), 2757-2776.|
|34||Iwai, H., et al., "Advanced gate dielectric materials for sub-100 nm CMOS", International Electron Devices Meeting, 2002. IEDM '02. Digest., (Dec. 8-11, 2002), 625-628.|
|35||Jeon, Sanghun, et al., "Excellent electrical characteristics of lanthanide (Pr, Nd, Sm, Gd, and Dy) oxide and lanthanide-doped oxide for MOS gate dielectric applications", Electron Devices Meeting, 2001. IEDM Technical Digest. International, (2001), 471-474.|
|36||Jung, H S., "Improved current performance of CMOSFETs with nitrogen incorporated HfO/sub 2/-Al/sub 2/O/sub 3/ laminate gate dielectric", Technical Digest of International Electron Devices Meeting 2002, (2002), 853-856.|
|37||Kang, L, et al., "MOSFET devices with polysilicon on single-layer HfO/sub 2/ high-K dielectrics", International Electron Devices Meeting 2000. Technical Digest. IEDM, (2000), 35-8.|
|38||Kawai, Y, et al., "Ultra-low-temperature growth of high-integrity gate oxide films by low-energy Ion-assisted oxidation", Applied Physics Letters, 64(17), (Apr. 1994), 2223-2225.|
|39||Kim, Y W., et al., "50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications", Technical Digest of International Electron Devices Meeting 2002, (2002), 69-72.|
|40||Kukli, K J., et al., "Properties of hafnium oxide films grown by atomic layer deposition from hafnium tetraiodide and oxygen", Journal of Applied Physics, 92(10), (Nov. 15, 2002), 5698-5703.|
|41||Kukli, Kaupo, et al., "Comparison of hafnium oxide films grown by atomic layer deposition from iodide and chloride precursors", Thin Solid Films, 416, (2002), 72-79.|
|42||Kukli, Kaupo, et al., "Influence of thickness and growth temperature on the properties of zirconium oxide films growth by atomic layer deposition on silicon", Thin Solid Films, 410(1-2), (2002), 53-60.|
|43||Kwo, J., "Properties of high k gate dielectric Gd2O3 and Y2O3 for Si", Journal of Applied Physics, 89(7), (2001), 3920-3927.|
|44||Kwo, J., et al., "High E gate dielectrics Gd2O3 and Y2O3 for silicon", Applied Physics Letters, 77(1), (Jul. 3, 2000), 130-132.|
|45||Lee, Byoung H., et al., "Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8 A-12A)", Electron Devices Meeting, 2000. IEDM Technical Digest. International, (2000), 39-42.|
|46||Lee, Byoung H., et al., "Ultrathin Hafnium Oxide with Low Leakage and excellent Reliability for Alternative Gate Dielectric Application", IEEE Technical Digest of International Electron Devices Meeting 1999, (1999), 133-136.|
|47||Lee, Jung-Hyoung, et al., "Mass production worthy HfO/sub 2/-Al/sub 2/O/sub 3/ laminate capacitor technology using Hf liquid precursor for sub-100 nm DRAMs", Electron Devices Meeting, 2002. IEDM '02. Digest International, (2002), 221-224.|
|48||Lee, S J., et al., "High quality ultra thin CVD HfO2 gate stack with poly-Si gate electrode", Electron Devices Meeting, 2000. IEDM Technical Digest. International, (2000), 31-34.|
|49||Lee, S. J., et al., "Hafnium oxide gate stack prepared by in situ rapid thermal chemical vapor deposition process for advanced gate dielectrics", Journal of Applied Physics, 92 (5), (Sep. 1, 2002), 2807-09.|
|50||Maria, J. P., et al., "High temperatures stability in lanthanum and zirconia-based gate dielectrics", Journal of Applied Physics, 90(7), (Oct. 1, 2001), 3476-3482.|
|51||Michaelson, Herbert B., "The work function of the elements and its periodicity", Journal of Applied Physics, 48(11), (Nov. 1977), 4729-4733.|
|52||Nieminen, Minna, et al., "Formation and stability of lanthanum oxide thin films deposited from B-diketonate precursor", Applied Surface Science, 174(2), (Apr. 16, 2001), 155-165.|
|53||Oh, C B., et al., "Manufacturable embedded CMOS 6T-SRAM technology with high-k gate dielectric device for system-on-chip applications", Technical Digest of International Electron Devices Meeting 2002, (2002), 423-426.|
|54||Ohmi, S., et al., "Rare Earth Metal Oxides for High-K Gate Insulator", Electrochemical Society Proceedings, vol. 2002-2, (2002), 376-387.|
|55||Ohring, Milton, "The Materials Science of Thin Films", Boston: Academic Press, (1992), 118, 121, 125.|
|56||Osten, H. J., et al., "High-k gate dielectrics with ultra-low leakage current based on praseodymium oxide", International Electron Devices Meeting 2000. Technical Digest. IEDM, (2000), 653-656.|
|57||Park, Byoung K., et al., "Interfacial reaction between chemically vapor-deposited HfO2 thin films and a HF-cleaned Si substrate during film growth and postannealing", Applied Physics Letters, 80(13), (Apr. 1, 2002), 2368-70.|
|58||Park, Jaehoo, et al., "Chemical vapor deposition of HfO<SUB>2 </SUB>thin films using a novel carbon-free precursor: characterization of the interface with the silicon substrate", Journal of the Electrochemical Society, 149(1), (2002), G89-G-94.|
|59||Poveshchenko, V P., et al., "Investigation of the phase composition of films of zirconium, hafnium and yttrium oxides", Soviet Journal of Optical Technology, 51(5), (1984), 277-279.|
|60||Ritala, Mikko, "Atomic Layer Epitaxy Growth of Titanium, Zirconium and Hafnium Dioxide Thin Films", Annales Academiae Scientiarum Fennicae, (1994), 24-25.|
|61||Robertson, J., "Band offsets of wide-band-gap oxides and implications for future electronic devices", Journal of Vacuum Science & Technology B (Microelectronics and Nanometer Structures), 18(3), (May-Jun. 2000), 1785-1791.|
|62||Smith, Ryan C., et al., "Chemical Vapour Deposition of the Oxides of Titanium, Zirconium and Hafnium for Use as High-k Materials in Microelectronic Devices. A Carbon-free Precursor for the Synthesis of Hafnium Dioxide", Advanced Materials for Optics and Electronics, 10(3-5), (2000), 105-14.|
|63||Tavel, B, et al., "High performance 40 nm nMOSFETs with HfO/sub 2/ gate dielectric and polysilicon damascene gate", Technical Digest of International Electron Devices Meetings 2002, (2002), 429-432.|
|64||Wilk, G. D., et al., "High-K gate dielectrics: Current status and materials properties considerations", Journal of Applied Physics, 89(10), (May 2001), 5243-5275.|
|65||Wolf, Stanley, et al., "Future Trends in Sputter Deposition Processes", In: Silicon Processing of the VLSI Era, vol. 1, Lattice Press,(1986), 374-380.|
|66||Wolf, Stanley, et al., "Silicon Processing for the VLSI Era-vol. I: Process Technology", Second Edition, Lattice Press, Sunset Beach, California, (2000), 443.|
|67||Yamada, Hirotoshi, et al., "MOCVD of High-Dielectric-Constant Lanthanum Oxide Thin Films", Journal of The Electrochemical Society, 150(8), (Aug. 2003), G429-435.|
|68||Yamamoto, K., et al., "Effect of Hf metal predeposition on the properties of sputtered HfO2/Hf stacked gate dielectrics", Applied Physics Letters, 81, (Sep. 9, 2002), 2053-2055.|
|69||Zhang, H, "High permittivity thin film nanolaminates", Journal of Applied Physics, 87(4), (Feb. 2000), 1921-1924.|
|70||Zhang, H., "Atomic Layer Deposition of High Dielectric Constant Nanolaminates", Journal of The Electrochemical Society, 148(4), (Apr. 2001), F63-F66.|
|71||Zhu, W, et al., "HfO2 and HfAIO for CMOS: Thermal Stability and Current Transport", IEEE International Electron Device Meeting 2001, (2001), 463-466.|
|Patente citante||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US7390756||28 Abr 2005||24 Jun 2008||Micron Technology, Inc.||Atomic layer deposited zirconium silicon oxide films|
|US7511326||19 Abr 2007||31 Mar 2009||Micron Technology, Inc.||ALD of amorphous lanthanide doped TiOx films|
|US7662729||28 Abr 2005||16 Feb 2010||Micron Technology, Inc.||Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer|
|US7670646||5 Ene 2007||2 Mar 2010||Micron Technology, Inc.||Methods for atomic-layer deposition|
|US7687409||29 Mar 2005||30 Mar 2010||Micron Technology, Inc.||Atomic layer deposited titanium silicon oxide films|
|US7700989||1 Dic 2006||20 Abr 2010||Micron Technology, Inc.||Hafnium titanium oxide films|
|US7709402||16 Feb 2006||4 May 2010||Micron Technology, Inc.||Conductive layers for hafnium silicon oxynitride films|
|US7719065||29 Ago 2005||18 May 2010||Micron Technology, Inc.||Ruthenium layer for a dielectric layer containing a lanthanide oxide|
|US7727905||26 Jul 2006||1 Jun 2010||Micron Technology, Inc.||Zirconium-doped tantalum oxide films|
|US7728392||3 Ene 2008||1 Jun 2010||International Business Machines Corporation||SRAM device structure including same band gap transistors having gate stacks with high-K dielectrics and same work function|
|US7754618||8 May 2008||13 Jul 2010||Micron Technology, Inc.||Method of forming an apparatus having a dielectric containing cerium oxide and aluminum oxide|
|US7776762||8 Dic 2006||17 Ago 2010||Micron Technology, Inc.||Zirconium-doped tantalum oxide films|
|US7867919||8 Dic 2006||11 Ene 2011||Micron Technology, Inc.||Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer|
|US7915174||22 Jul 2008||29 Mar 2011||Micron Technology, Inc.||Dielectric stack containing lanthanum and hafnium|
|US7923381||11 Jul 2008||12 Abr 2011||Micron Technology, Inc.||Methods of forming electronic devices containing Zr-Sn-Ti-O films|
|US7927948||20 Jul 2005||19 Abr 2011||Micron Technology, Inc.||Devices with nanocrystals and methods of formation|
|US7989290||23 Mar 2009||2 Ago 2011||Micron Technology, Inc.||Methods for forming rhodium-based charge traps and apparatus including rhodium-based charge traps|
|US8026161||30 Ago 2001||27 Sep 2011||Micron Technology, Inc.||Highly reliable amorphous high-K gate oxide ZrO2|
|US8067794||3 May 2010||29 Nov 2011||Micron Technology, Inc.||Conductive layers for hafnium silicon oxynitride films|
|US8076249||24 Mar 2010||13 Dic 2011||Micron Technology, Inc.||Structures containing titanium silicon oxide|
|US8084808||20 May 2008||27 Dic 2011||Micron Technology, Inc.||Zirconium silicon oxide films|
|US8102013||10 Mar 2009||24 Ene 2012||Micron Technology, Inc.||Lanthanide doped TiOx films|
|US8110469||7 Feb 2012||Micron Technology, Inc.||Graded dielectric layers|
|US8154066||1 Dic 2006||10 Abr 2012||Micron Technology, Inc.||Titanium aluminum oxide films|
|US8237216||29 Oct 2010||7 Ago 2012||Micron Technology, Inc.||Apparatus having a lanthanum-metal oxide semiconductor device|
|US8278225||12 Oct 2009||2 Oct 2012||Micron Technology, Inc.||Hafnium tantalum oxide dielectrics|
|US8288809||12 Ago 2010||16 Oct 2012||Micron Technology, Inc.||Zirconium-doped tantalum oxide films|
|US8288818||18 Abr 2011||16 Oct 2012||Micron Technology, Inc.||Devices with nanocrystals and methods of formation|
|US8314456||29 Jul 2011||20 Nov 2012||Micron Technology, Inc.||Apparatus including rhodium-based charge traps|
|US8399365||12 Dic 2011||19 Mar 2013||Micron Technology, Inc.||Methods of forming titanium silicon oxide|
|US8445952||30 Oct 2009||21 May 2013||Micron Technology, Inc.||Zr-Sn-Ti-O films|
|US8501563||13 Sep 2012||6 Ago 2013||Micron Technology, Inc.||Devices with nanocrystals and methods of formation|
|US8524618||13 Sep 2012||3 Sep 2013||Micron Technology, Inc.||Hafnium tantalum oxide dielectrics|
|US8541276||9 Abr 2012||24 Sep 2013||Micron Technology, Inc.||Methods of forming an insulating metal oxide|
|US8558325||17 May 2010||15 Oct 2013||Micron Technology, Inc.||Ruthenium for a dielectric containing a lanthanide|
|US8652957||26 Sep 2011||18 Feb 2014||Micron Technology, Inc.||High-K gate dielectric oxide|
|US8765616||14 Sep 2012||1 Jul 2014||Micron Technology, Inc.||Zirconium-doped tantalum oxide films|
|US8785312||28 Nov 2011||22 Jul 2014||Micron Technology, Inc.||Conductive layers for hafnium silicon oxynitride|
|US8907486||11 Oct 2013||9 Dic 2014||Micron Technology, Inc.||Ruthenium for a dielectric containing a lanthanide|
|US8921914||5 Ago 2013||30 Dic 2014||Micron Technology, Inc.||Devices with nanocrystals and methods of formation|
|US8951903||3 Feb 2012||10 Feb 2015||Micron Technology, Inc.||Graded dielectric structures|
|US20090174010 *||3 Ene 2008||9 Jul 2009||International Business Machines Corporation||Sram device structure including same band gap transistors having gate stacks with high-k dielectrics and same work function|
|Clasificación de EE.UU.||257/411, 257/E21.209, 438/240, 257/310, 257/E29.263|
|Clasificación internacional||H01L29/51, H01L31/119, H01L29/76, H01L21/28|
|Clasificación cooperativa||H01L21/28273, H01L29/517, H01L21/28194, H01L29/513|
|Clasificación europea||H01L29/51M, H01L21/28E2C2D, H01L21/28F, H01L29/51B2|
|27 Feb 2007||CC||Certificate of correction|
|21 Abr 2010||FPAY||Fee payment|
Year of fee payment: 4
|2 Abr 2014||FPAY||Fee payment|
Year of fee payment: 8