|Publication number||US6310924 B1|
|Application number||US 09/004,201|
|Publication date||Oct 30, 2001|
|Filing date||Jan 8, 1998|
|Priority date||May 6, 1997|
|Publication number||004201, 09004201, US 6310924 B1, US 6310924B1, US-B1-6310924, US6310924 B1, US6310924B1|
|Inventors||Byung-Joo Kang, Kyu-Hyoun Park, Kyung-Hoon Cheun, Kwon-Hyu Choi|
|Original Assignee||Hyundai Electronics Industries Co., Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (16), Referenced by (7), Classifications (6), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to a digital demodulator such as a grand alliance (GA) type HDTV (High Definition Television) receiving unit, and in particular, to an improved digital demodulator which is capable of simplifying an application specific integrated circuit (ASIC) of a demodulator using a combined sampling technique.
2. Description of the Conventional Art
As shown in FIG. 1, the GA type HDTV receiving unit includes an IF output unit 10 for outputting an IF (Intermediate Frequency) signal based on a signal received from an antenna 1, a carrier wave demodulator 20 for performing a carrier wave demodulation with respect to an output signal from the IF output unit, and an output unit 30 for performing a segment/field synchronization, a timing recovery, and a channel equalization with respect to an output signal from the carrier wave demodulator.
The operation of the GA type HDTV receiving unit will now be explained with reference to the accompanying drawings.
First, the signal received through the antenna 1 is converted into an IF signal by a first local oscillator 12 of a tuner 11, and a frequency drifter or variation are compensated by a second local oscillator 28 which is a voltage controlled oscillator. The second local oscillator 28 is controlled by a frequency and phase compensation loop.
In addition, the output signal from the tuner 11 passes through a SAW (Surface ascoutic wave) filter 13, thus minimizing the noise effect of a surrounding channel, and the output signal from the SAW filter 13 is amplified by a low noise intermediate frequency amplifier 14 and is inputted into mixers 21 and 22, respectively.
A mixer 21 detects an I-signal component by multiplying the output signal from the low noise intermediate frequency amplifier 14 and a cosine value of the oscillating frequency of a third local oscillator 23 of the fixed frequency, and a mixer 22 detects a Q-signal component by multiplying the output signal from the low noise intermediate frequency amplifier 14 and a sine value of the oscillating frequency of the third local oscillator 23.
Since the GA type HDTV receiving unit adapts a VSB (Vestigial Sideband) modulation method, an I-signal component is sued for processing data. However, for obtaining a frequency, the I-signal component and Q-signal component are all needed.
The AFC low pass filter 24 operates by the frequency difference between a pilot signal and the second local oscillator 28 before the synchronization of the phase is implemented like the channel of the television receiving unit is changed.
Here, the high frequency components such as a noise or an interference excluding the pilot signal are eliminated.
The pilot signal is limited by the limiter 25 having a value of ±1 and is multiplied by the Q-signal by the mixer 26. Therefore, it is possible to obtain an AFC characteristic curve having a typical S-curve.
The polarity of the S-curve error signal is determined depending whether it is higher or lower than the frequency input IF signal from the second local oscillator 28.
The signal DCed by the limiter 25 is rectified by the APC low band pass filter 27 and controls the second local oscillator 28 for reducing the frequency error.
When the frequency error becomes closer to the value of 0, the input IF signal from the carrier wave demodulator 20 and the third local oscillator 23 are phase-synchronized.
When the phases are synchronized, the pilot signal having a value of ±1 is inputted into the mixer 26.
In addition, the I-signal in which the pilot signal is detected is converted into the digital data by the A/D (Analog/digital) converter 31.
A segment synchronous detector 32 obtains a synchronous value based on the repeated segment data existing in the receiving data, and obtains a symbol clock of 10.76 MHz which is properly synchronized by the PLL 33.
An automatic gain controller 34 outputs an AGC signal which is capable of controlling the size using the low noise intermediate frequency amplifier 14 and the tuner 11 and maintains a predetermined level of the input signal.
The output data from the A/D converter 31 is outputted to the segment synchronous detector 32 and a rear portion field synchronous signal detection terminal (not shown), thus detecting the field synchronous value, and determines whether an NTSC interference eliminating filter in accordance with the level of the interference with the NTSC co-existing channel.
In addition, FIG. 2 is a block diagram illustrating an analog type circuit when converting into a base band width signal of an IF signal in the conventional art. Namely, FIG. 2 illustrates an analog type conversion circuit converting into a base band width signal with respect to the IF signal.
In order to detect the I-signal component, the IF signal inputted from the mixer 41 a is multiplied by a cosωt, and the Q-signal is multiplied by sinωt by the mixer 41 b.
Namely, in order to obtain optimum I and Q signals, the input IF signal should be multiplied by cosωt and sinωt, respectively, at a corresponding sampling time.
The output signals from the mixers 41 a and 41 b are converted into the digital signals by the A/D converters 43 a and 43 b through the low pass filters 42 a and 42 b and then are outputted as I- and Q-signals.
Namely, the carrier wave demodulator 20 of the GA type HDTV receiving unit performs an analog signal processing step, and the rear portion of the carrier wave demodulator 20 performs an A/D conversion step for a digital processing. Therefore, when implementing the ASIC, since the ASIC in which the digital and analog circuits are mixed is implemented, the implementation of the ASIC is difficult.
Accordingly, it is an object of the present invention to provide an improved digital demodulator which overcomes the aforementioned problems encountered in the conventional art.
It is another object of the present invention to provide an improved digital demodulator which is capable of simplifying an application specific integrated circuit (ASIC) of a demodulator using a combined sampling technique.
It is another object of the present invention to provide an improved digital demodulator which is capable of implementing an ASIC with a rear portion of the carrier demodulator in which a digital signal processing is performed when a carrier wave demodulator performs a digital signal processing operation.
In order to achieve the above objects, there is provided a digital demodulator which includes a mixer for multiplying an IF signal from the IF output unit and a local oscillating signal from the local oscillator, a low pass filter for eliminating an image frequency component generated during an operation of the mixer, an A/D converter for converting an output signal from the low pass filter into a digital signal, a multiplier for multiplying an output data from the A/D converter and cosωt and sinωt which are combined signal values and converting into a base band width signal frequency, a demultiplexer for separating a base band width digital data into an I-signal component and Q-signal component, a frequency/phase difference detector for performing the signal processing and compensating the detected frequency and phase difference, an analog low pass filter for filtering an output signal from the frequency/phase difference detector, and a local oscillator for compensating the frequency/phase difference filtered by the analog low pass filter and providing the oscillating frequency which is synchronized with the IF signal inputted from the IF output unit to the mixer.
Additional advantages, objects and other features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.
The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention, and wherein:
FIG. 1 is a block diagram illustrating a conventional GA type HDTV receiving unit;
FIG. 2 is a block diagram illustrating an analog type circuit when converting into a base band width signal of an IF signal in the conventional art;
FIG. 3 is a block diagram illustrating a digital type circuit when converting into a base band width signal of an IF signal according to the present invention;
FIG. 4 is a block diagram illustrating a digital demodulator according to the present invention;
FIG. 5 is spectrum diagrams of signal of elements of FIG. 4; and
FIG. 6 is a wave form diagram of a signal of a multiplier of FIG. 4.
The digital demodulator according to the present invention will now be explained with reference to the accompanying drawings.
FIG. 3 illustrates a digital type circuit when converting into a base band width signal of an IF signal according to the present invention. As shown therein, the IF signal is sampled by an A/D converter 51 to a frequency which is about 4 times the sampling frequency ωIF, and is multiplied by a multiplier 52 having the values of +1, +1, −1, −1, and is frequency-changed to a base band width signal by a multiplexer 53.
FIG. 4 is a block diagram illustrating a digital demodulator according to the present invention.
As shown therein, the digital demodulator according to the present invention includes a mixer 61 for multiplying an IF signal with a local oscillating signal from the local oscillator 68, a low band pass filter 62 for eliminating an image frequency component which is generated during the operation of the mixer 61, an A/D converter 63 for converting the output signal from the low pass filter 62 into a digital signal, a multiplier 64 for multiplying the output data from the A/D converter 63 by cosωt, sinωt which are a combined signal and digital-converting into the base band width signal, a demultiplexer 65 for separating the base band width digital data into an I-signal component and Q-signal component, a frequency/phase difference detector 66 for compensating the frequency and phase difference, an analog low band width filter 67 for filtering the output signal from the frequency/phase difference detector 66, and a local oscillator 68 for compensating a frequency/phase difference filtered by the analog low pass filter 67 and providing the oscillating frequency synchronized with the IF signal to the mixer 61. The remaining elements are identical with the conventional art. Therefore, the description of the elements identical with the conventional art will be omitted.
In the present invention, the operation is performed identically with the conventional art while the signal received through the antenna is amplified by the low noise intermediate frequency amplifier 14.
In the output signal (fin) from the mixer 61 which signal is multiplied between the IF signal as shown by A of FIG. 5 passed through the low noise intermediate frequency amplifier 14 for processing the digital data at a symbol rate after synchronizing and the output frequency from the local oscillator 68, as shown by B of FIG. 5, there exists a pilot signal in 5.38MHz.
The output signals from the mixer 61 are filtered by the low pass filter 62 to have a spectrum shown by C of FIG. 5, and are sampled by the A/D converter 63 to 21.52 MHz which is 4 fin(fin: sampling frequency) from the PLL 33. The output spectrum from the A/D converter 63 is shown by D of FIG. 5.
The digital data combine-sampled by the A/D converter 63 is repeatedly multiplied by the values of +1, +1, −1, −1 by the multiplier 64.
At this time, as shown in FIG. 6 illustrating the signal adapted to the multiplier 64, if the sampling time is t=0, since cosωt=+1, sinωt=0, the I-signal is the input signal, and the Q-signal is 0. Therefore, the sampled input data directly becomes the I-signal.
In addition, if t=T/4, since cosωt=0, and sinωt=1, the sampled input data directly becomes the Q-signal.
At t=T/2, the I-signal is like the sampled input data is multiplied by −1, namely, the value is like the sampled input data is inverted.
At t=3T/4, the inverted sampling input data becomes the Q-signal.
When t=T, t=5T/4, . . . , which is adapted in the above-described manner, the I- and Q-streams are repeatedly formed.
Therefore, the samples at the point where the I- and Q-signals have a value of 0, respectively, can be expressed as follows, in which the decimation effect is obtained.
Therefore, the multiplier 64 multiplies the samples, which are repeatedly inputted, by the values of +1, +1, −1, −1, so that the effects of the low pass filters 42 a and 42 b shown in FIG. 2 are obtained.
In addition, since the output signals from the multiplier 64 are I1, Q1, I2, Q2, I3, Q3, . . . . , the input data from the multiplexer are alternately selected at a proper time, so that the I-signal and Q-signal are separated as follows.
Since the thusly separated digital I- and Q-signals include the frequency/phase difference, the frequency/phase difference detector 66 detects the same.
In addition, the digital demodulation by the segment/field synchronization in the rear circuit, the symbol timing recovery, the channel equalization is performed by only the I-signal.
The frequency/phase difference detector 66 demodulates (Pulse Width Modulation: PWD) the difference signal and outputs to the analog low pass filter 67.
The analog low pass filter 67 filters the PWM signal, and the mixer obtains the IF signal as shown by A of FIG. 5, and controls the local oscillator 68 so that the spectrum as shown by B of FIG. 5 is outputted.
In addition, the output frequency from the local oscillator 68 is used for compensating the frequency/phase difference of the signal.
The digital demodulator according to the present invention is adapted to the digital receiving unit including the HDTV such as a digital satellite broadcasting system, a digital cable television receiving unit.
As described above, the digital demodulator according to the present invention is directed to implementing the carrier wave after the A/D conversion, so that the ASIC of the digital demodulator is easily enabled, and the cost of the digital receiving unit is decreased thereby.
In addition, the digital demodulator according to the present invention has a good performance for demodulating the receiving signal compared to the conventional art which is directed to processing the carrier wave signal into the analog signal.
Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as recited in the accompanying claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5373247 *||Jan 28, 1993||Dec 13, 1994||Fujitsu Limited||Automatic frequency control method and circuit for correcting an error between a received carrier frequency and a local frequency|
|US5440268 *||Sep 16, 1994||Aug 8, 1995||Kabushiki Kaisha Toshiba||AFC circuit for QPSK demodulator|
|US5440587 *||Jul 8, 1994||Aug 8, 1995||Kabushiki Kaisha Toshiba||Demodulator for digitally modulated wave|
|US5487186 *||Jan 4, 1995||Jan 23, 1996||Hitachi America, Ltd.||Automatic frequency control using split-band signal strength measurements|
|US5621767 *||Sep 30, 1994||Apr 15, 1997||Hughes Electronics||Method and device for locking on a carrier signal by dividing frequency band into segments for segment signal quality determination and selecting better signal quality segment|
|US5666084 *||Dec 1, 1995||Sep 9, 1997||Motorola, Inc.||Multi-level demodulator and VCO circuit|
|US5673293 *||Sep 8, 1994||Sep 30, 1997||Hitachi America, Ltd.||Method and apparatus for demodulating QAM and VSB signals|
|US5727027 *||Dec 17, 1996||Mar 10, 1998||Nec Corporation||PSK signal demodulation method and apparatus|
|US5737694 *||Nov 30, 1995||Apr 7, 1998||Scientific-Atlanta, Inc.||Highly stable frequency synthesizer loop with feedforward|
|US5754591 *||Aug 3, 1994||May 19, 1998||Broadcom Corporation||System for, and method of, processing quadrature amplitude modulated signals|
|US5825241 *||Dec 11, 1995||Oct 20, 1998||Delco Electronics Corporation||Differential demodulator|
|US5832043 *||Apr 3, 1995||Nov 3, 1998||Motorola, Inc.||System and method for maintaining continuous phase during up/down conversion of near-zero hertz intermediate frequencies|
|US5872815 *||Feb 16, 1996||Feb 16, 1999||Sarnoff Corporation||Apparatus for generating timing signals for a digital television signal receiver|
|US5943363 *||Jul 17, 1996||Aug 24, 1999||Stanford Telecommunications, Inc.||Digital spread spectrum GPS navigation receiver|
|US5987069 *||Dec 24, 1996||Nov 16, 1999||Gte Government Systems Corporation||Method and apparatus for variably allocating upstream and downstream communication spectra|
|US6023491 *||Jun 20, 1995||Feb 8, 2000||Matsushita Electric Industrail Co., Ltd.||Demodulation apparatus performing different frequency control functions using separately provided oscillators|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6678012 *||Apr 16, 1999||Jan 13, 2004||Thomson Licensing S.A.||LNB drift search system for DBS products|
|US7233635||Dec 18, 2002||Jun 19, 2007||Electronics And Telecommunications Research Institute||Apparatus and method for digital symbol synchronization|
|US7616935 *||Aug 23, 2006||Nov 10, 2009||Qualcomm Incorporated||Method and apparatus for matching receiver carrier frequency|
|US8077806 *||May 26, 2005||Dec 13, 2011||Fujitsu Semiconductor Limited||Wireless reception device automatically establishing frequency synchronization or phase synchronization|
|US20030156671 *||Dec 18, 2002||Aug 21, 2003||Seung-Hwan Lee||Apparatus and method for digital symbol synchronization|
|US20060171487 *||May 26, 2005||Aug 3, 2006||Fujitsu Limited||Wireless reception device automatically establishing frequency synchronization or phase synchronization|
|US20060286954 *||Aug 23, 2006||Dec 21, 2006||Fernandez-Corbaton Ivan J||Method and apparatus for matching receiver carrier frequency|
|U.S. Classification||375/326, 375/339, 375/340|
|Jan 8, 1998||AS||Assignment|
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, BYUNG-JOO;PARK, KYU-HYOUN;CHEUN, KYUNG-HOON;AND OTHERS;REEL/FRAME:008924/0022
Effective date: 19971229
|Apr 6, 2005||FPAY||Fee payment|
Year of fee payment: 4
|May 11, 2009||REMI||Maintenance fee reminder mailed|
|Oct 30, 2009||LAPS||Lapse for failure to pay maintenance fees|
|Dec 22, 2009||FP||Expired due to failure to pay maintenance fee|
Effective date: 20091030