| Número de publicación||US7734862 B2|
|Tipo de publicación||Concesión|
| Número de solicitud||US 11/652,727|
| Fecha de publicación||8 Jun 2010|
| Fecha de presentación||11 Ene 2007|
| Fecha de prioridad||21 Jul 2000|
|También publicado como||US7167944, US8019932, US8250294, US20070118685, US20100217925, US20110307682|
| Número de publicación||11652727, 652727, US 7734862 B2, US 7734862B2, US-B2-7734862, US7734862 B2, US7734862B2|
| Inventores||Petro Estakhri|
| Cesionario original||Lexar Media, Inc.|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (100), Otras citas (31), Clasificaciones (14), Eventos legales (4) |
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
Block management for mass storage
US 7734862 B2
An embodiment of the present invention includes a nonvolatile memory system comprising nonvolatile memory for storing sector information, the nonvolatile memory being organized into blocks with each block including a plurality of sectors, each sector identified by a logical block address and for storing sector information. A controller is coupled to the nonvolatile memory for writing sector information to the latter and for updating the sector information, wherein upon updating sector information, the controller writes to the next free or available sector(s) of a block such that upon multiple re-writes or updating of sector information, a plurality of blocks are substantially filled with sector information and upon such time, the controller rearranges the updated sector information in sequential order based on their respective logical block addresses thereby increasing system performance and improving manufacturing costs of the controller.
1. A method of storing information in nonvolatile memory comprising:
receiving sectors of information for storage into the non-volatile memory, the non-volatile memory organized into blocks of sectors;
storing the received sectors of information into temporary blocks, starting with a block N, N being an integer value such that when block N is filled with the received sectors of information, any remaining received sectors of information that have not been stored within the block N prior to the block N becoming full, are stored in additional temporary blocks;
performing a ‘clean-up’ operation; and
arranging the sectors in sequential order within blocks, each identified and accessed by a virtual logical block address generated by a controller, other than the temporary blocks.
2. A method of storing information in non-volatile memory, as recited in claim 1, further including the step of indicating whether or not the stored sector information is ‘old’.
3. A method of storing information in non-volatile memory, as recited in claim 2, wherein during the arranging step, only sectors of information that are indicated as other than ‘old’ are arranged.
4. A nonvolatile memory system comprising:
nonvolatile memory organized into blocks, each block including sector locations for storing sector information; and
a controller coupled to the non-volatile memory for storing sector information of sectors, received from a host, to the non-volatile memory, the controller first for causing sector information to be temporarily stored in a first group of blocks and then for performing a ‘clean-up’ operation to arrange the received sectors in sequential order within blocks other than the temporary blocks wherein the controller is configured to generate virtual logical block addresses that identifies a unique block.
5. A nonvolatile memory system, as recited in claim 4, wherein the received sectors are each identified by a logical block address (LBA).
6. A nonvolatile memory system, as recited in claim 4, further including means indicative of the status of the sectors of a block.
7. A nonvolatile memory system, as recited in claim 4, further including block N within the temporary blocks, wherein the received sectors are caused to be first stored in block N and when the sectors are re-written, the re-written sectors are stored in block N+M.
8. A nonvolatile memory system, as recited in claim 4, wherein the nonvolatile memory further including free blocks for arranging the sectors.
9. A nonvolatile memory system, as recited in claim 4, wherein the VLBAs are a function of the sequential order of the sectors associated therewith.
10. A nonvolatile memory system comprising:
a controller for use with a host that is in communication with nonvolatile memory for storing sector information of sectors, received from the host, nonvolatile memory organized into blocks, each block including sector locations for storing sector information, the controller first for causing sector information to be temporarily stored in a first group of blocks and then for performing a ‘clean-up’ operation to arrange the received sectors in sequential order within blocks other than the temporary blocks wherein the controller is configured to generate a virtual logical block address that identifies a unique block.
11. A nonvolatile memory system, as recited in claim 10, wherein the received sectors are each identified by a logical block address (LBA).
12. A nonvolatile memory system, as recited in claim 10, further including means indicative of the status of the sectors of a block.
13. A nonvolatile memory system, as recited in claim 10, further including block N within the temporary blocks, wherein the received sectors are caused to be first stored in block N and when the sectors are re-written, the re-written sectors are stored in block N+M.
14. A nonvolatile memory system, as recited in claim 10, wherein the nonvolatile memory further including free blocks for arranging the sectors.
15. A controller for use in a nonvolatile memory system comprising:
a space manager for use with a host that is in communication with nonvolatile memory for storing sector information of sectors, received from the host, nonvolatile memory organized into blocks, each block including sector locations for storing sector information, the controller first for causing sector information to be temporarily stored in a first group of blocks and then for performing a ‘clean-up’ operation to arrange the received sectors in sequential order within blocks, identified and accessed by virtual logical addresses, other than the temporary blocks, the controller configured to generate the virtual logical addresses.
16. A controller, as recited in claim 10, wherein the received sectors are each identified by a logical block address (LBA).
17. A controller, as recited in claim 10, further including means indicative of the status of the sectors of a block.
18. A controller, as recited in claim 10, further including block N within the temporary blocks, wherein the received sectors are caused to be first stored in block N and when the sectors are re-written, the re-written sectors are stored in block N+M.
CROSS REFERENCE TO RELATED APPLICATIONS
This application is a continuation of U.S. patent application Ser. No. 10/455,550, now U.S. Pat. No. 7,167,944, filed on Jun. 4, 2003 and entitled “Block Management For Mass Storage”, which is a continuation-in-part of my U.S. patent application Ser. No. 09/620,544, now U.S. Pat. No. 6,978,342, filed on Jul. 21, 2000 and entitled “Moving Sectors Within a Block of Information In a Flash Memory Mass Storage Architecture”, the disclosure of which is incorporated herein by reference as though set forth in full.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to methods and apparatus for improving the performance of file management within nonvolatile memory devices and particularly to increasing the speed of writing or storing information to such nonvolatile memory devices.
2. Description of the Prior Art
Various prior art methods and techniques were used to manage files, i.e. store data and read back data, within nonvolatile memory devices. Generally, a host device commands a controller, coupled between the host device and nonvolatile memory, to store certain information within nonvolatile memory and later to read the same. Such information depends on the application of the nonvolatile memory device. For example, in the case of digital cameras, digital pictures or photos is the information stored and retrieve from nonvolatile memory. In the case of Personal Computers (PCs), information is stored and retrieved from hard disk.
Since information is typically organized in sectors, each sector including a predetermined number of user data and a predetermined number of overhead data, the host commands the controller to store sector information by referencing addresses associated with particular sectors. For example, there may be sectors 0 through N and each a group of sectors may define a block which would also have an address associated therewith for identifying the same. The controller uses sector addresses to organize digital information within the nonvolatile memory device.
In one prior art technique, as a part of file management of nonvolatile memory, when the host device commands the controller to write or store information to one or more particular sectors, identified by logical block addresses (LBAs), the controller writes to physical block addresses (PBAs) in the nonvolatile memory. Each block includes a very large amount of nonvolatile memory space, for example, 64 Kbytes. When a particular sector is updated or re-written thereto in nonvolatile memory, the controller writes the updated sector information to another location within the 64 Kbyte block space. To keep track of the current sector information, flags and address information are utilized and are updated by the controller to reflect the status of the sector. U.S. Pat. No. 5,341,330, issued on Aug. 23, 1994 to Wells et al. and entitled “Method For Writing to a Flash Memory Array During Erase Suspend Intervals” is an example of the teachings of such prior art technique. In the case where a particular sector is updated within a block, the sector location including previous information is marked ‘old’ utilizing a flag and the new or current sector location is marked ‘new’. Finally, when the block is full, i.e. no free or available location remains, a new block is used to store further updates to sectors and the old block is eventually erased prior to being re-utilized.
An example of the above discussion is perhaps better shown by reference to the example of FIG. 1 depicting a block 10 and a block 12, each of which include 64 Kbytes of storage area organized into sector locations for storing sector information. The number of sector locations included within a block is a function of the size of each sector. In the case, for example, where each sector includes 512 bytes, the number of sectors included within a block having 64 Kbytes is obviously 64×1024 divided by 512 or 128.
Referring still to FIG. 1, when the host writes to a sector location identified by LBA 0, the controller stores said information into 14 and associated flag(s) are set to ‘new’ the first time such a write or store operation takes place after erasure of the block 10. However, after following writes to the same sector, eventually, sector 0 at 14 will be set to ‘old’ indicating that the information stored therein is no longer current and that the controller should read another location to obtain the latest sector 0 information. This occurs when sector 0 is re-written or updated a following time and because information at 14 cannot be re-written without the block 10 first being erased. Since no erasure of block 10 has taken place, the next time sector 0 is written, its information will be placed at 28 and while the flag for location 14 will be set to ‘old’, the flag for location 28 is set to ‘new’ indicative of the most up-to-date sector 0 information until the latter is again updated, at which time the current information is stored for location 44 in block 10 and the flag at 44 is set to ‘new’ while the flag for location 28 is set to ‘old’.
The scenario described above applies to the writing or updating of all other sectors. By brief way of example, sector information identified by LBA 1, is initially written at 16 and the next time it is written, it is written to the next available location in Block 10 which is location 30 and the following time after that when it is written by the host, it is written at 36 and the flags of 16, 30 and 36 are updated as describe above. This process continues until the block 10 becomes full at which time a new, or available, or free block is found by the controller, in this case, block 12. From thereon, updated sector information is written to the block 12, not only this, but at some point, if necessary, all sector locations including current sector information are moved to the block 12, as explained in U.S. Pat. No. 5,341,330.
For example, in FIG. 1, after the first time when the sector identified by LBA 50 is written, assuming the host commands the controller to write to LBA 50 a next time and the block 10 is found to be full, the re-writing of sector 50 takes place within the block 12 rather than the block 10. In fact, the re-written sector 50 information is written at 50 and all other sectors designated as having current or ‘new’ sector information are moved to the block 12. This includes the sector identified by LBA 901, which is at 24 in block 10 and moved to 52 in block 12, the sector identified by LBA 902, which is at 26 in block 10 and moved to 54 in block 12, the sector identified by LBA 900, which is at 34 in block 10 and moved to 56 in block 12 (note that this sector was initially written at 22 but the sector information at 22 is now ‘old’ and the most recent information resides at 34, which is the reason for moving the information stored at 34 rather than the information at 22), the sector identified by LBA 1, which is at 36 in block 10 and moved to 58 in block 12 and so on.
The above prior art technique is described in further detail in U.S. patent application having Ser. No. 09/620,544 filed on Jul. 21, 2000 and entitled “Moving Sectors Within a Block of Information In a Flash Memory Mass Storage Architure”, the disclosure of which is incorporated herein by reference as though set forth in full. The problem with this technique is that to move all of the sectors including current information to another new block is time-consuming and therefore a performance hindrance. This problem is even further exaggerated when using smaller block sizes as there are more numerous move operations with smaller block sizes and smaller block sizes are more prevalent by today's users of nonvolatile memory devices, particularly by users of nonvolatile memory devices.
In the patent document referred to hereinabove, a method and apparatus is introduced for improving the performance of managing files or data within nonvolatile memory by organizing the memory into smaller block sizes and introducing a virtual logical block address (VLBA) to PBA relationship and a unique VLBA was assigned to each block and within each VLBA were sectors arranged in sequential order for decreasing the number of moves to expedite or improve the performance of the system through the use of mapping of PBAs to VLBAs. This VLBA to PBA mapping caused the size of the space manager within the controller device to decrease thereby resulting in a less expensive manufacturing of the controller device. However, in this method, it is presumed that sectors are written in sequential order by the host, if this is not the case, there is much wasted memory space.
In further explanation of prior art techniques, FIG. 1( a) shows another method for updating sector information in that when sector information is re-written by a host, the new or updated information need be written to a free block. For example, as shown in FIG. 1( a), when sector information, identified by LBA 0 in Block 0, is re-written or updated, the updated LBA 0 sector information is written to LBA 0 of Block 1. All other sectors within the Block 0 need then be moved to Block 1. Accordingly, every time there is a re-write or update of a sector, an entire block of information is moved to a new or free block. Obviously, this adversely affects system performance because every time there is a re-write of a sector, a new location within a free block is written thereto while the old information remains in the previous block until the system erases the latter.
In yet another prior art technique, sectors are not moved necessarily right away after every sector information update, rather, re-writes and move operations are kept track thereof and when a block is full or nearly full of mostly old sector information, its current sector information is then moved to a new block. For example, as shown in FIG. 1( b), when sector information to LBA 0 is updated, it is written to an available sector location in an available or free block but the remaining sectors of the previous block are not moved to the new block. Thus the previous block continues to hold some current sector information as well as some old sector information. The system keeps track of rewrites so that it has knowledge of which sectors are old and which are current and when a block is full or nearly full of old sector information, it moves the current sector information, if any, to the new of available block.
Thus, the need arises for a system and method for file or data management of information that is organized into sectors within nonvolatile memory devices while improving the performance for doing the same in an inexpensive manner.
SUMMARY OF THE INVENTION
Briefly, an embodiment of the present invention includes An embodiment of the present invention includes a nonvolatile memory system comprising nonvolatile memory for storing sector information, the nonvolatile memory being organized into blocks with each block including a plurality of sectors, each sector identified by a logical block address and for storing sector information. A controller is coupled to the nonvolatile memory for writing sector information to the latter and for updating the sector information, wherein upon updating sector information, the controller writes to the next free or available sector(s) of a block such that upon multiple re-writes or updating of sector information, a plurality of blocks are substantially filled with sector information and upon such time, the controller rearranges the updated sector information in sequential order based on their respective logical block addresses thereby increasing system performance and improving manufacturing costs of the controller.
The foregoing and other objects, features and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments which make reference to several figures of the drawing.
IN THE DRAWINGS
FIG. 1 shows an example of a prior art technique for moving sector information upon re-write or updating operations.
FIG. 1( a) shows another example of a prior art technique for moving sector information upon re-write or updating operations.
FIG. 1( b) shows yet another example of a prior art technique for moving sector information upon re-write or updating operations.
FIG. 2 shows an example of the organization of information within nonvolatile memory devices is shown, in accordance with an embodiment of the present invention.
FIG. 3 illustrates the notion of finding free blocks by the controller and using the same for re-arranging sector information in accordance with a method of the present invention.
FIG. 4 further expands on the example of FIG. 2.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring now to FIG. 2, an example of the organization of information within nonvolatile memory devices is shown, in accordance with an embodiment of the present invention, to include M number of blocks 100, M being an integer with each block including sector information. As will be apparent shortly, the blocks 100 are temporary locations for storage of sector information commanded to be written by the host through a controller device. The blocks 100 are shown to include Block N, Block N+M and Block N+M−1, wherein N is also an integer number. The reason for the notation N is to emphasize that Block N and in fact Blocks N+M and N+M−1 can be any one of the blocks within a nonvolatile memory. In one embodiment of the present invention, four blocks are designated as the blocks within 100 and thus temporary locations for storing data or information received from the host but in other embodiments of the present invention, any number of blocks may be employed.
In one embodiment of the present invention, each block includes 8 sectors but again, any number of sectors may be assigned to a block without departing from the scope and spirit of the present invention. Thus, in FIG. 2, Block N includes eight sector locations, as does Block N+M and Block N+M−1. In the example of FIG. 2, when the host initially writes a sector identified by the LBA 0, this information is placed in the first sector location of Block N, at 102. Next, if the host writes information to a sector identified by LBA 1, this information is placed at the next available location within Block N at 104 and assuming the host next writes to a sector identified by the LBA 10, the same is stored at 106, followed by a host write to a sector identified by LBA 11, which is written at 108, LBA 50, which is written at 110, LBA 496, written at 112 and LBA 497 at 114 and 498 at 116. These are all shown to have been written to Block N.
In this example, the next time the host rewrites to or updates the sector identified by LBA 0, this information is stored in Block N+M, at its first sector location, 116 and at such time, the information at 102 in Block N is designated as being ‘old’ through the use of a flag or other means while the sector information at 117 is designated as ‘new’. The same events occur when the scenario repeats itself for the updating of sector 1 where the location at 104 in Block N is designated as being ‘old’ and the location at 118 in Block N+M is designated as ‘new’ through the use of their respective flags.
The following sectors to be written, namely the sectors identified by LBAs 2, 3, 50, 496, 497 and 498, are also stored in Block N+M at 120-130, respectively. As shown, the sector identified by LBA 50 was previously written by the host and stored at 110 in Block N so that when it is updated, the new sector information is stored at 124 in Block N+M and the flag at 110 is modified to indicate ‘old’ whereas the flag at 124 is modified to indicate ‘new’.
In the example of FIG. 2, the following sector writes are of sectors of sequential LBA order. This sector information are stored in block N+M−1 at 132-146, respectively. That is, the sector identified by LBA 400 is stored at 132, the next sector, identified by LBA 402 is stored at 134 and so on until the eight sequential sectors are stored within the Block N+M−1.
At a time when all of the blocks 100 are filled with sector information or at the right time, the controller performs a ‘clean-up’ operation, arranging the sectors in sequential order within blocks other than those included with the blocks 100 thus enabling the space manager within the controller device to avoid maintaining track of information stored within nonvolatile memory on a sector-by-sector basis thereby improving manufacturing costs associated with the controller device by the latter having a smaller space manager requirement. Additionally, as will be evident, the number of move operations of sectors is reduced thereby increasing system performance.
Referring now to FIG. 3, free blocks are found by the controller and used for re-arranging sector information. In this example, as noted above, four blocks are employed while other number of blocks may be used without departing from the spirit and scope of the present invention.
In FIG. 3, blocks 200 are shown to include four blocks, namely Block 4, Block 5, Block 6 and Block 7. Again, these blocks need not be Blocks 4-7 and can be any free blocks found by the controller. Each VLBA identifies a unique block having eight sectors. For example, VLBA 0 identifies Block 4, VLBA 1 identified Block 6, VLBA 62 identifies Block 5 and VLBA 6 identified Block 7. It is important to note that the numbering of the VLBAs is a function of the sequential order of the LBAs associated with sectors. That is, sectors identified by LBA 0-7 will be located in VLBA 0 and the next eight sectors, LBA 8-15 will be in VLBA 1 and the next eight (not shown in FIG. 3) will be in VLBA 2 and sectors identified by LBAs 496, 497, 498 through 503 are at VLBA 62 because 496 divided by 8 is 62, and sectors identified by LBAs 48 through 55 are at VLBA 6 and so on.
During ‘clean-up’, the sectors of FIG. 2 having current sector information (not ‘old’ information) are re-arranged into sequential order and placed within the blocks 3 of FIG. 3. Starting with sector 0, the sector identified by LBA 0, is moved from 117 (in FIG. 2) to 202 in FIG. 3. That is, the current sector 0 information, which now resides in Block N+M rather than Block N, is moved to the first location of Block 4, at 202. The sector that is in the next sequential order, i.e. sector 1, is found in the blocks 100 of FIG. 2, at 118 and moved to 204 in FIG. 3 (whenever reference is made throughout this document to moving a sector, the information within the sector or sector information is what is physically moved). Sector 2 is found at 120 in Block N+M in FIG. 2 and moved to 206 in FIG. 3 and sector 3 is found at 122 in FIG. 2 and moved to 208 in FIG. 3. The next sequentially-ordered sector, sector 4 is found in Block 0 (shown in FIG. 1( b)) and moved to 210 in FIG. 3 and the following 3 sectors follow at 212, 214 and 216 in FIG. 3.
The following eight sectors are sequentially placed within the block identified by VLBA 1 in FIG. 3. Each of these sectors is also found from various temporary block locations within blocks 100 in FIG. 2 and moved to the locations 218-232, respectively. That is, sectors 8 and 9 are found in Block 2 (shown in FIG. 1( b)) and moved to 218 and 220, respectively. Sectors 10-11 are found at 104 and 106, respectively in Block N of FIG. 2 and remaining sectors 12-15 are found in Block 2 (shown in FIG. 1( b)) and placed at 226-232, respectively.
In FIG. 3, VLBA 62 is shown to include information for sectors 496-503 with sectors 496-498 being moved from Block N+M at 124-130 of FIG. 2, respectively, to 250-254 of VLBA 62 of FIG. 3, respectively and sectors 499-503 being moved from Block 1, not shown in FIG. 2, to 256-264 in FIG. 3, respectively. Without going through the details, in a similar fashion, VLBA 6 of FIG. 3 is updated to include sectors 48-55 from temporary blocks 100.
Referring back to FIG. 2, Block N+M−1 includes sectors that are already in sequential order, as noted above, since the host wrote them in sequential order. Accordingly, there is no need to move these sectors into another block for the purpose of reorganizing them into sequential order. Rather, Block N+M−1 is renumbered as VLBA Block 50 (this is due to sectors 400 as divided into 8 being 50) and taken out of temporary blocks 100 and considered among the blocks 200 of FIG. 3. Thus as shown in FIG. 4, no moves are required for sectors 400-408 saving a number of operations that substantially increases the system performance. In fact, the more the number of sequential writes of at least a number of sectors equal to the number of sectors within a block, the greater the system performance due to a lesser number of move operations.
Although the present invention has been described in terms of specific embodiments it is anticipated that alterations and modifications thereof will no doubt become apparent to those skilled in the art. It is therefore intended that the following claims be interpreted as covering all such alterations and modification as fall within the true spirit and scope of the invention.
| Patente citada|| Fecha de presentación|| Fecha de publicación|| Solicitante|| Título|
|US4099069||8 Oct 1976||4 Jul 1978||Westinghouse Electric Corp.||Circuit producing a common clear signal for erasing selected arrays in a mnos memory system|
|US4130900||25 Abr 1977||19 Dic 1978||Tokyo Shibaura Electric Co., Ltd.||Memory with common read/write data line and write-in latch circuit|
|US4210959||10 May 1978||1 Jul 1980||Apple Computer, Inc.||Controller for magnetic disc, recorder, or the like|
|US4309627||27 Mar 1979||5 Ene 1982||Kabushiki Kaisha Daini Seikosha||Detecting circuit for a power source voltage|
|US4355376||30 Sep 1980||19 Oct 1982||Burroughs Corporation||Apparatus and method for utilizing partially defective memory devices|
|US4398248||20 Oct 1980||9 Ago 1983||Mcdonnell Douglas Corporation||Adaptive WSI/MNOS solid state memory system|
|US4405952||25 May 1979||20 Sep 1983||Cii Honeywell Bull||Apparatus for detecting faulty sectors and for allocating replacement sectors in a magnetic disc memory|
|US4414627||27 Ago 1981||8 Nov 1983||Nippon Electric Co., Ltd.||Main memory control system|
|US4450559||24 Dic 1981||22 May 1984||International Business Machines Corporation||Memory system with selective assignment of spare locations|
|US4456971||4 Feb 1982||26 Jun 1984||Sony Corporation||Semiconductor RAM that is accessible in magnetic disc storage format|
|US4468730||27 Nov 1981||28 Ago 1984||Storage Technology Corporation||Detection of sequential data stream for improvements in cache data storage|
|US4473878||14 Dic 1981||25 Sep 1984||Motorola, Inc.||Memory management unit|
|US4476526||27 Nov 1981||9 Oct 1984||Storage Technology Corporation||Cache buffered memory subsystem|
|US4498146||30 Jul 1982||5 Feb 1985||At&T Bell Laboratories||Management of defects in storage media|
|US4525839||26 Oct 1982||25 Jun 1985||Hitachi, Ltd.||Method of controlling storage device|
|US4532590||21 Dic 1982||30 Jul 1985||Data General Corporation||Data processing system having a unique address translation unit|
|US4609833||12 Ago 1983||2 Sep 1986||Thomson Components-Mostek Corporation||Simple NMOS voltage reference circuit|
|US4616311||29 Abr 1985||7 Oct 1986||Tokyo Shibaura Denki Kabushiki Kaisha||Data processing system|
|US4654847||28 Dic 1984||31 Mar 1987||International Business Machines||Apparatus for automatically correcting erroneous data and for storing the corrected data in a common pool alternate memory array|
|US4710871||1 Nov 1982||1 Dic 1987||Ncr Corporation||Data transmitting and receiving apparatus|
|US4746998||20 Nov 1985||24 May 1988||Seagate Technology, Inc.||Method for mapping around defective sectors in a disc drive|
|US4748320||27 Oct 1986||31 May 1988||Toppan Printing Co., Ltd.||IC card|
|US4757474||21 Ene 1987||12 Jul 1988||Fujitsu Limited||Semiconductor memory device having redundancy circuit portion|
|US4774700||7 Mar 1986||27 Sep 1988||Matsushita Electric Industrial Co., Ltd.||Information recording and reproducing apparatus with detection and management of defective sectors|
|US4780855||21 Jun 1985||25 Oct 1988||Nec Corporation||System for controlling a nonvolatile memory having a data portion and a corresponding indicator portion|
|US4788665||21 Jul 1987||29 Nov 1988||Hitachi, Ltd.||Semiconductor memory|
|US4797543||30 Jul 1986||10 Ene 1989||501 Toppan Moore Company, Ltd.||Selectable data readout IC card|
|US4800520||23 Oct 1986||24 Ene 1989||Kabushiki Kaisha Toshiba||Portable electronic device with garbage collection function|
|US4829169||27 Jun 1986||9 May 1989||Toppan Moore Company, Inc.||IC card having state marker for record access|
|US4843224||6 Jun 1988||27 Jun 1989||Oki Electric Industry Co., Ltd.||IC card|
|US4896262||22 Feb 1985||23 Ene 1990||Kabushiki Kaisha Meidensha||Emulation device for converting magnetic disc memory mode signal from computer into semiconductor memory access mode signal for semiconductor memory|
|US4914529||18 Jul 1988||3 Abr 1990||Western Digital Corp.||Data disk defect handling using relocation ID fields|
|US4920518||28 Mar 1989||24 Abr 1990||Hitachi, Ltd.||Semiconductor integrated circuit with nonvolatile memory|
|US4924331||23 May 1988||8 May 1990||Seagate Technology, Inc.||Method for mapping around defective sectors in a disc drive|
|US4943745||16 Nov 1989||24 Jul 1990||Kabushiki Kaisha Toshiba||Delay circuit for semiconductor integrated circuit devices|
|US4953122||31 Oct 1986||28 Ago 1990||Laserdrive Ltd.||Pseudo-erasable and rewritable write-once optical disk memory system|
|US4970642||13 Sep 1988||13 Nov 1990||Hudson Soft Co. Ltd.||An apparatus for accessing a memory|
|US4970727||27 Oct 1988||13 Nov 1990||Mitsubishi Denki Kabushiki Kaisha||Semiconductor integrated circuit having multiple self-test functions and operating method therefor|
|US5070474||26 Jul 1988||3 Dic 1991||Disk Emulation Systems, Inc.||Disk emulation system|
|US5093785||13 Mar 1989||3 Mar 1992||Kabushiki Kaisha Toshiba||Portable electronic device with memory having data pointers and circuitry for determining whether a next unwritten memory location exist|
|US5168465||15 Ene 1991||1 Dic 1992||Eliyahou Harari||Highly compact EPROM and flash EEPROM devices|
|US5198380||17 Jul 1989||30 Mar 1993||Sundisk Corporation||Method of highly compact EPROM and flash EEPROM devices|
|US5200959||17 Oct 1989||6 Abr 1993||Sundisk Corporation||Device and method for defect handling in semi-conductor memory|
|US5218695||5 Feb 1990||8 Jun 1993||Epoch Systems, Inc.||File server system having high-speed write execution|
|US5220518||25 Oct 1991||15 Jun 1993||Vlsi Technology, Inc.||Integrated circuit memory with non-binary array configuration|
|US5226168||24 Abr 1990||6 Jul 1993||Seiko Epson Corporation||Semiconductor memory configured to emulate floppy and hard disk magnetic storage based upon a determined storage capacity of the semiconductor memory|
|US5227714||7 Oct 1991||13 Jul 1993||Brooktree Corporation||Voltage regulator|
|US5253351||8 Ago 1989||12 Oct 1993||Hitachi, Ltd.||Memory controller with a cache memory and control method of cache memory including steps of determining memory access threshold values|
|US5267218||31 Mar 1992||30 Nov 1993||Intel Corporation||Nonvolatile memory card with a single power supply input|
|US5268318||15 Oct 1991||7 Dic 1993||Eliyahou Harari||Highly compact EPROM and flash EEPROM devices|
|US5268870||6 Ago 1990||7 Dic 1993||Eliyahou Harari||Flash EEPROM system and intelligent programming and erasing methods therefor|
|US5270979||15 Mar 1991||14 Dic 1993||Sundisk Corporation||Method for optimum erasing of EEPROM|
|US5293560||3 Nov 1992||8 Mar 1994||Eliyahou Harari||Multi-state flash EEPROM system using incremental programing and erasing methods|
|US5297148||20 Oct 1992||22 Mar 1994||Sundisk Corporation||Flash eeprom system|
|US5303198||5 Jul 1991||12 Abr 1994||Fuji Photo Film Co., Ltd.||Method of recording data in memory card having EEPROM and memory card system using the same|
|US5305276||11 Sep 1992||19 Abr 1994||Rohm Co., Ltd.||Non-volatile IC memory|
|US5305278||6 Dic 1991||19 Abr 1994||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device having block write function|
|US5315541||24 Jul 1992||24 May 1994||Sundisk Corporation||Segmented column memory array|
|US5315558||21 Abr 1993||24 May 1994||Vlsi Technology, Inc.||Integrated circuit memory with non-binary array configuration|
|US5329491||30 Jun 1993||12 Jul 1994||Intel Corporation||Nonvolatile memory card with automatic power supply configuration|
|US5337275||1 Nov 1993||9 Ago 1994||Intel Corporation||Method for releasing space in flash EEPROM memory array to allow the storage of compressed data|
|US5341330||1 Nov 1993||23 Ago 1994||Intel Corporation||Method for writing to a flash memory array during erase suspend intervals|
|US5341339||1 Nov 1993||23 Ago 1994||Intel Corporation||Method for wear leveling in a flash EEPROM memory|
|US5341341||23 Mar 1993||23 Ago 1994||Nec Corporation||Dynamic random access memory device having addressing section and/or data transferring path arranged in pipeline architecture|
|US5353256||30 Jun 1993||4 Oct 1994||Intel Corporation||Block specific status information in a memory device|
|US5357475||30 Oct 1992||18 Oct 1994||Intel Corporation||Method for detaching sectors in a flash EEPROM memory array|
|US5359569||29 Oct 1992||25 Oct 1994||Hitachi Ltd.||Semiconductor memory|
|US5365127||18 Oct 1993||15 Nov 1994||Hewlett-Packard Company||Circuit for conversion from CMOS voltage levels to shifted ECL voltage levels with process compensation|
|US5369615||8 Nov 1993||29 Nov 1994||Sundisk Corporation||Method for optimum erasing of EEPROM|
|US5371702||5 Mar 1993||6 Dic 1994||Kabushiki Kaisha Toshiba||Block erasable nonvolatile memory device|
|US5381539||4 Jun 1992||10 Ene 1995||Emc Corporation||System and method for dynamically controlling cache management|
|US5382839||15 Sep 1993||17 Ene 1995||Mitsubishi Denki Kabushiki Kaisha||Power supply control circuit for use in IC memory card|
|US5384743||8 Mar 1993||24 Ene 1995||Sgs-Thomson Microelectronics, S.A.||Structure and method for flash eprom memory erasable by sectors|
|US5388083||26 Mar 1993||7 Feb 1995||Cirrus Logic, Inc.||Flash memory mass storage architecture|
|US5396468||8 Nov 1993||7 Mar 1995||Sundisk Corporation||Streamlined write operation for EEPROM system|
|US5404485||8 Mar 1993||4 Abr 1995||M-Systems Flash Disk Pioneers Ltd.||Flash file system|
|US5406527||25 Jun 1993||11 Abr 1995||Kabushiki Kaisha Toshiba||Partial write transferable multiport memory|
|US5418752||20 Oct 1992||23 May 1995||Sundisk Corporation||Flash EEPROM system with erase sector select|
|US5422842||8 Jul 1993||6 Jun 1995||Sundisk Corporation||Method and circuit for simultaneously programming and verifying the programming of selected EEPROM cells|
|US5422856||1 Mar 1994||6 Jun 1995||Hitachi, Ltd.||Non-volatile memory programming at arbitrary timing based on current requirements|
|US5428621||21 Sep 1992||27 Jun 1995||Sundisk Corporation||Latent defect handling in EEPROM devices|
|US5430682||24 Ene 1994||4 Jul 1995||Nec Corporation||Semiconductor integrated circuit device having internal step-down power voltage generator with auxiliary current path for keeping step-down power voltage constant|
|US5430859||26 Jul 1991||4 Jul 1995||Sundisk Corporation||Solid state memory system including plural memory chips and a serialized bus|
|US5431330||28 Sep 1994||11 Jul 1995||Emitec Gesellschaft Fuer Emissionstechnologie Mbh||Method and apparatus for applying brazing material to a metal honeycomb body|
|US5434825||3 Sep 1993||18 Jul 1995||Harari; Eliyahou||Flash EEPROM system cell array with more than two storage states per memory cell|
|US5438573||1 Jun 1994||1 Ago 1995||Sundisk Corporation||Flash EEPROM array data and header file structure|
|US5465235||30 Ago 1994||7 Nov 1995||Kabushiki Kaisha Toshiba||Non-volatile memory device with a sense amplifier capable of copying back|
|US5465338||24 Ago 1993||7 Nov 1995||Conner Peripherals, Inc.||Disk drive system interface architecture employing state machines|
|US5471478||10 Mar 1995||28 Nov 1995||Sundisk Corporation||Flash EEPROM array data and header file structure|
|US5473765||24 Ene 1994||5 Dic 1995||3Com Corporation||Apparatus for using flash memory as a floppy disk emulator in a computer system|
|US5479638||26 Mar 1993||26 Dic 1995||Cirrus Logic, Inc.||Flash memory mass storage architecture incorporation wear leveling technique|
|US5485595||4 Oct 1993||16 Ene 1996||Cirrus Logic, Inc.||Flash memory mass storage architecture incorporating wear leveling technique without using cam cells|
|US5490117||23 Mar 1994||6 Feb 1996||Seiko Epson Corporation||IC card with dual level power supply interface and method for operating the IC card|
|US5495442||4 May 1995||27 Feb 1996||Sandisk Corporation||Method and circuit for simultaneously programming and verifying the programming of selected EEPROM cells|
|US5504760||8 Nov 1993||2 Abr 1996||Sandisk Corporation||Mixed data encoding EEPROM system|
|US5508971||17 Oct 1994||16 Abr 1996||Sandisk Corporation||Programmable power generation circuit for flash EEPROM memory systems|
|US5513138||7 Abr 1994||30 Abr 1996||Ricoh Co., Ltd.||Memory card having a plurality of EEPROM chips|
|US5515333||17 Jun 1994||7 May 1996||Hitachi, Ltd.||Semiconductor memory|
|US5519847||30 Jun 1993||21 May 1996||Intel Corporation||Method of pipelining sequential writes in a flash memory|
|US6125424 *||22 Ene 1998||26 Sep 2000||Fujitsu Limited||Method of writing, erasing, and controlling memory and memory device having erasing and moving components|
|1||1992 Symposium of VLSI Circuits Digest of Technical Papers, "EEPROM for Solid State Disk Applications", S. Mehoura et al., SunDisk Corporation, Sank Clara, CA. R.W. Grepor et al., AT&T Bell Laboratories, Allentown, PA. pp. 24 and 25.|
|2||35Nonvolatile Memory Technology Review, A Time of Change, Proceedings 1993 Conference, Jun. 22-24, 1993, Linthlcum Heights, MD USA.|
|3||Anthony Cataldo, New flash enhancements up ante. (Intel's 28F400BV-120 and 28F004BV-120, Atmel's AT29BV010 and AT29BV020, and Samsung Semiconductor's KM29V32000 *flash* memory* devices)(Product Announcement), article, Mar. 13, 1995, 4 pgs., Electronic News, v. 41, n. 2056, The Gale Group.|
|4||Brian Dipert and Markus Levy, Designing with Flash Memory, book, Apr. 1994, 445 pgs., Annabooks, San Diego, USA.|
|5||Dan Auclair, Optimal Solid State Disk Architecture for Portable Computers, symposium, Jul. 9, 1991, 7 pgs., SunDisk Corporation.|
|6||Dave Bursky, Innovative flash memories match DRAM densities: available with a choice of features, flash memories are finding homes in many systems (includes related articles on the origins of flash, and on the differences between NAND and NOR flash memories), article, May 16, 1994, 9 pgs., Electronic Design, v. 42, n.10, The Gale Group.|
|7||Henry G. Baker, Memory Management, book, 1995, 19 pgs., Springer-Verlag Berlin Heidelberg, Germany.|
|8||Hiroshi Nakamura, Junichi Miyamoto, Kenichi Imamiya and Yoshihisa Iwata, A Novel Sense Amplifier for Flexible Voltage Operation NAND Flash Memories, symposium, 1995, VLSI Circuits Digest of Technical Papers, 2 pgs.|
|9||Hiroshi Nakamura, Junichi Miyamoto, Kenichi Imamiya, Yoshihisa Iwata, Yoshihisa Sugiura and Hideko Oodaira, A Novel Sensing Scheme with On-Chip Page Copy for Flexible Voltage NAND Flash Memories, article, Jun. 1996, 9 pgs., vol. E79-C. No. 6.|
|10||Jason Gait, The Optical File Cabinet: A Random-Access File System for Write-Once Optical Disks, article, Jun. 1988, 12 pgs., Beaverton, Oregon.|
|11||Kai Hwang and Faye A. Briggs, Computer Architecture and Parallel Processing, book, 1984, McGraw-Hill, Inc. 2 pgs., US.|
|12||Mendel Rosenblum and John K. Ousterhout, The Design and Implementation of a Log-Structured File System, article, 1991, 15 pgs., Berkeley, USA.|
|13||Michael Wu and Wily Zwaenepoel, A Non-Volatile, Main Memory Storage System, 12 pgs., 1994, ACM, San Jose, CA USA.|
|14||Ramon Caceres, Fred Douglis, Kai Li and Brian Marsh, Operating System Implications of Solid-State Mobile Computers, article, 7 pgs., Oct. 1993, Workshop on Workstation Operating Systems.|
|15||Ron Wilson, Integrated Circuits; 1-Mbit flash memories seek their role in system design, article, Mar. 1, 1989, 2 pgs., No. 6, Tulsa, OK.|
|16||Ross S. Finlayson and David R. Cheriton, An Extended File Service Exploiting Write-Once Storage, article, 1987, 10 pgs. ACM.|
|17||S. Mehroura, J.H. Yuan, R.A. Cemea, W.Y. Chien, D.C. Guteman, G. Samachisa, R.D. Noman, M. Mofidi, W. Lee, Y. Fong, A. Mihnea, E. Hann, R.W. Gregor, E.P. Eberhardt, J.R. Radosevich, K.R. Stiles, R.A. Kohler, C.W. Leung, and T.J. Mulrooney, Serial 9Mb F EEPROM for Solid State Disk Applications, symposium. 1992, 2 pgs., Mountain View, CA.|
|18||Sam Weber, *Flash* modules' portability, reusability, small size valued for a host of APPs-Consumer formats flocking to *flash*, article. Jul. 22, 1996, 9 pgs., Electronic Engineering Times, n. 911, CMP Media.|
|19||Sape J. Mullender and Andrew S. Tanenbaum, A Distributed File Service Based on Optimistic Concurrency Control, article, 1985, 12 pgs., ACM.|
|20||Science Forum, Inc., Flash Memory Symposium '95, symposium,1995, 13 pgs.; Hongo, Bunkyo-ku, Tokyo.|
|21||Stan Baker, But Integration Calls for Hardware, Software Changes: Flash: designers face the dawn of a new memory age, article, Sep. 12, 2003, 5 pgs., Electronic Engineering Times, 1990, N. 619, 41, CMP Media.|
|22||Steven H. Leibson, Nonvolatile, in-circuit-reprogrammable memories, article, Jan. 3, 1991, 12 pgs., EDN, Circle No. 12.|
|23||Takaaki Nozaki, Toshiaki Tanaka, Yoshiro Kijiya, Eita Kinoshita, Tatsuo Tsuchiya and Yutaka Hayashi, A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application, article, 1991, 5 pgs., Journal of Solid-State Circuits, vol. 26, No. 4.|
|24||Toshiba Corporation, SMIL (Smartmedia Interface Library) Hardware Edition Version 1.00. Jul. 1, 2000, 36 pgs., Data Book.|
|25||Toshiba Corporation, SMIL (Smartmedia Interface Library) Software Edition Version 1.00, Jul. 1, 2000, 136 pgs., Data Book.|
|26||Toshiba, MOS Memory (Non-Volatile), 1995, Data Book.|
|27||Toshiba, Toshiba MOS Digital Integrated Circuit Silicon Gate CMOS, (TC58NS512DC) Mar. 21, 2001, 43 pgs., Data Book.|
|28||Toshiba, Toshiba MOS Digital Integrated Circuit Silicon Gate. (TC58DVM92A1FT00) Jan. 10, 2003, 44 pgs., Data Book.|
|29||Toshiba, Toshiba MOS Digital Integrated Circuit Silicon Gate., (TC58512FT) Mar. 5, 2001, 43 pgs., Data Book.|
|30||Toshiba. MOS Memory (Non-Volatile), 1996, 279 pgs., Data Book.|
|31||Walter Lahti and Dean McCarron, State of the Art: Magnetic vs. Optical Store Data in a Flash, article, 1990, 7 pgs., vol. 15, No. 12, McGraw-Hill. Inc., US.|
| || |
| Clasificación de EE.UU.||711/103, 711/154, 711/165, 711/E12.008|
| Clasificación internacional||G11C8/12, G11C16/08, G06F13/00, G06F13/28|
| Clasificación cooperativa||G06F12/0246, G11C16/08, G11C8/12|
| Clasificación europea||G11C8/12, G11C16/08, G06F12/02D2E2|
|11 Ene 2007||AS||Assignment|
Owner name: LEXAR MEDIA, INC.,CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ESTAKHRI, PETRO;REEL/FRAME:018789/0836
Effective date: 20020228
|25 Mar 2011||AS||Assignment|
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: MERGER;ASSIGNOR:LEXAR MEDIA, INC.;REEL/FRAME:026024/0131
Effective date: 20060621
|11 Jun 2013||AS||Assignment|
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: MERGER;ASSIGNOR:LEXAR MEDIA, INC.;REEL/FRAME:030588/0368
Effective date: 20070530
|6 Nov 2013||FPAY||Fee payment|
Year of fee payment: 4