Filter Your keyword search by content and/or vendor:
For IP search, filter by the criteria below:
Describe the service you need (example: IP, design services, foundry, ASIC) then submit your request.
Chipestimate.com's conceirge service will contact leading suppliers on your behalf.
Suppliers with solutions matching your needs will follow up with you directly.
Complex Instruction Set Computing (CISC) processors derive their performance from a set of instructions that are capable of executing multiple low level operations.
A coprocessor supplements the functions of the primary processor, which may include floating point arithmetic, signal processing, graphics, or encryption.
A macrosequencer is a flexible processor that can be reconfigured to a different algorithm on demand and is often used in reconfigurable computing machines.
Other IP includes many additional types of Processor IP
Reduced Instruction Set Computing (RISC) processors derive their performance from a large set of simple uniform instructions that can be executed quickly.
Very Long Instruction Word (VLIW) processors take advantage of instruction set parallelism controlled by the compiler to simplify the hardware.
What do all of these things have in common? They were key topics addressed by Cadence...
ARM1136J-S processor w/o cache
SecurCode 32-bit RISC CPU. Designed for 180nm
ARM11MPCore Multiprocessor Core with three processors with cache