Advanced digital processor technology base development for Navy applications: the S-1 project
The design of a state-of-the-art, high-performance data processor is presented. A general description of the S-1 multiprocessor architecture and an overview of the organization of a specific S-1 multiprocessor configuration are given first. Then processor architecture is described in detail, including caches, virtual memory, memory access modes, status, I/O, and instruction set definition. The S-1 design system (SCALD) used to design and implement both single- and multiprocessor configuration is then discussed. Finally, the detailed design and hardware implementation of the first prototype S-1 processor are presented. 388 figures. (RWR)
- Publication Date:
- OSTI Identifier:
- Report Number(s):
- DOE Contract Number:
- Resource Type:
- Technical Report
- Research Org:
- California Univ., Livermore (USA). Lawrence Livermore Lab.
- Country of Publication:
- United States
- 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; DIGITAL COMPUTERS; COMPUTER-AIDED DESIGN; DIAGRAMS; ELECTRONIC CIRCUITS; COMPUTERS 990200* -- Mathematics & Computers
Enter terms in the toolbar above to search the full text of this document for pages containing specific keywords.