[LinuxBIOS] help selecting bios savour for EPIA-M
bari at onelabs.com
Mon Jun 19 17:37:09 CEST 2006
Depends on the chipset. I've had parts that theoretically could access
beyond 256k Bytes of range but had all kinds of hoops to jump through in
register settings to decode beyond that.
Peter Stuge wrote:
> If the part is connected via an LPC bus no more lines are needed, but
> then it's up to the address decoder in the southbridge. I don't know
> if they typically only decode limited ranges to the LPC bus.
More information about the coreboot