|Publication number||US7285850 B2|
|Application number||US 11/430,375|
|Publication date||Oct 23, 2007|
|Filing date||May 8, 2006|
|Priority date||Jun 18, 2002|
|Also published as||US6727116, US7115984, US20030232460, US20040124523, US20060208350, US20060208351|
|Publication number||11430375, 430375, US 7285850 B2, US 7285850B2, US-B2-7285850, US7285850 B2, US7285850B2|
|Inventors||Chia Yong Poo, Boon Suan Jeung, Low Siu Waf, Chan Min Yu, Neo Yong Loo, Chua Swee Kwang|
|Original Assignee||Micron Technology, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (87), Non-Patent Citations (3), Referenced by (4), Classifications (25), Legal Events (1) |
|External Links: USPTO, USPTO Assignment, Espacenet|
Support elements for semiconductor devices with peripherally located bond pads
US 7285850 B2
A support structure for a semiconductor device with peripherally disposed contacts includes a support substrate and at least one conductive column protruding from the support substrate. The at least one conductive column is configured to contact an outer connector on a peripheral edge of a semiconductor device that may be carried by the support structure. Optionally, the at least one conductive column may engage a feature of (e.g., a recess in) the peripherally disposed outer connector. The at least one conductive column may facilitate alignment of one or more semiconductor devices with the support substrate alignment of semiconductor devices relative to one another, or electrical connection between multiple semiconductor devices of other components.
1. A support element for supporting at least one semiconductor device, comprising:
a support substrate including at least one conductive structure thereon; and
at least one conductive column of substantially uniform cross-sectional shape and dimensions protruding from the support substrate and in communication with the at least one conductive structure, the at least one conductive column being configured to contact an outer connector on a peripheral edge of the at least one semiconductor device.
2. The support element of claim 1, wherein the at least one conductive column comprises a wire comprising conductive material.
3. The support element of claim 1, wherein the support substrate comprises at least one of a circuit board, an interposer, leads, and another semiconductor device.
4. The support element of claim 2, wherein the wire comprises at least one of gold, copper, and aluminum.
5. The support element of claim 1, wherein a cross-section of the at least one conductive column, taken transverse to a length thereof, has a semicircular shape.
6. The support element of claim 1, wherein a cross-section of the at least one conductive column, taken transverse to a length thereof, has a circular shape.
7. The support structure of claim 1, wherein the outer connector of the at least one semiconductor device includes a recess extending substantially along a length thereof.
8. The support element of claim 7, wherein the diameter of the at least one conductive column is substantially equal to the width of the recess on the outer connector on a peripheral edge of the at least one semiconductor device.
9. The support element of claim 7, wherein the diameter of the at least one conductive column is substantially smaller than the width of the recess on the outer connector on a peripheral edge of the at least one semiconductor device.
10. The support element of claim 1, wherein an end of the at least one conductive column is at least partially supported within an aperture formed in the support substrate, at least a portion of the at least one conductive structure being located adjacent to the aperture.
11. The support element of claim 10, wherein the at least one conductive column is secured to the at least one conductive structure.
12. The support element of claim 11, wherein at least one of solder, another metal or metal alloy, a conductive elastomer, and a conductor filled elastomer secures the at least one conductive column to the at least one conductive structure.
13. The support element of claim 11, wherein at least a portion of the end of the at least one conductive column contacts a portion of the at least one conductive structure.
14. The support structure of claim 11, wherein a quantity of conductive material contacts both the at least one conductive column and the at least one conductive structure.
15. The support structure of claim 14, wherein the quantity of conductive material comprises at least one of solder, another metal or metal alloy, a conductive elastomer, and a conductor filled elastomer.
16. The support structure of claim 1, wherein the at least one conductive column and the outer connector are secured in electrical communication with one another.
17. The support structure of claim 16, wherein a quantity of conductive material secures the at least one conductive column and the outer connector in electrical communication with one another.
18. The support structure of claim 17, wherein the conductive material comprises at least one of solder, another metal or metal alloy, a conductive elastomer, and a conductor filled elastomer.
19. The support structure of claim 1, comprising a plurality of semiconductor devices in stacked arrangement.
20. The support structure of claim 19, wherein adjacent active surfaces and back sides of adjacently positioned semiconductor devices of the plurality of semiconductor devices are substantially electrically isolated from one another.
21. The support structure of claim 19, wherein corresponding outer connectors or at least some of the plurality of semiconductor devices are in alignment with one another.
22. The support structure of claim 21, wherein aligned outer connectors of the at least some of the plurality of semiconductor devices include recesses therein.
23. The support structure of claim 22, wherein the recesses are in line with one another and at least partially receive the at least one conductive column.
24. The support structure of claim 19, wherein the at least one conductive column has a height that is substantially equal to a stack height of the plurality of semiconductor devices.
25. The support structure of claim 1, comprising a plurality of conductive columns protruding from the support substrate.
26. The support structure of claim 25, wherein each of the plurality of conductive columns is located so as to be positioned adjacent to a single peripheral edge of the at least one semiconductor device.
27. The support structure of claim 25, where the plurality of conductive columns is located so that columns are positioned adjacent to more than one peripheral edge of the at least one semiconductor device.
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a divisional of application Ser. No. 10/736,244, filed Dec. 15, 2003, now U.S. Pat. No. 7,115,984, issued Oct. 3, 2006, which is a divisional of application Ser. No. 10/183,820 filed Jun. 27, 2002, now U.S. Pat. No. 6,727,116, issued Apr. 27, 2004.
BACKGROUND OF THE INVENTION Field of the Invention
The present invention relates generally to packaged semiconductor devices with a low profile. More specifically, the invention pertains to wafer-level packages having a true chip profile or both a chip profile and a chip footprint.
The dimensions of many different types of state-of-the-art electronic devices are ever decreasing. To reduce the dimensions of electronic devices, the structures by which the microprocessors, memory devices, other semiconductor devices, and other electronic components of these devices are packaged and assembled with carriers, such as circuit boards, must become more compact. In general, the goal is to economically produce a chip-scale package (CSP) of the smallest size possible, and with conductive structures, such as leads, pins, or conductive bumps, which do not significantly contribute to the overall size in the X, Y, or Z dimensions, all while maintaining a very high performance level.
One approach to reducing the sizes of assemblies of semiconductor devices and circuit boards has been to minimize the profiles of the semiconductor devices and other electronic components upon carrier substrates (e.g., circuit boards) so as to reduce the distances the semiconductor devices protrude from the carrier substrates. Various types of packaging technologies have been developed to facilitate orientation of semiconductor devices upon carrier substrates in this manner.
Conventionally, semiconductor device packages are multilayered structures, typically including a bottom layer of encapsulant material, a carrier (e.g., leads, a circuit board, etc.), a semiconductor die, and a top layer of encapsulant material, for example. In addition, the leads, conductive bumps, or pins of conventional semiconductor device packages, which electrically connect such packages to carrier substrates, as well as provide support for the packages, are sometimes configured to space the semiconductor device packages apart from a carrier substrate. As a result, the overall thicknesses of these semiconductor device packages and the distances the packages protrude from carrier substrates are greater than is often desired for use in state-of-the-art electronic devices.
Wafer-level packaging (WLP) refers to packaging of an electronic component while it is still part of a wafer. The packages that are formed by WLP processes are generally considered to be “chip-sized” packages, at least with respect to the lateral X and Y dimensions, i.e., “footprint,” but typically have somewhat enlarged profiles in the Z dimension due to the solder balls, pins, or other conductive structures that protrude therefrom. Likewise, modules of stacked dice may use interdie connections comprising solder balls, pins, etc., which substantially contribute to the overall Z dimension, i.e., profile.
“Flip-chip” technology, as originating with controlled-collapse chip connection (C-4) technology, is an example of an assembly and packaging technology that results in a semiconductor device being oriented substantially parallel to a carrier substrate, such as a circuit board. In flip-chip technology, the bond pads or contact pads of a semiconductor device are arranged in an array over a major surface of the semiconductor device. Flip-chip techniques are applicable to both bare and packaged semiconductor devices. A packaged flip-chip type semiconductor device, which typically has solder balls arranged in a so-called “ball grid array” (BGA) connection pattern, typically includes a semiconductor die and a carrier substrate, which is typically termed an “interposer.” The interposer may be positioned adjacent either the back side of the semiconductor die or the active (front) surface thereof.
When the interposer is positioned adjacent the back side of the semiconductor die, the bond pads of the semiconductor die are typically electrically connected by way of wire bonds or other intermediate conductive elements to corresponding contact areas on a top side of the interposer. These contact areas communicate with corresponding bumped contact pads on the back side of the interposer. This type of flip-chip assembly is positioned adjacent a higher-level carrier substrate with the back side of the interposer facing the carrier substrate.
If the interposer is positioned adjacent the active surface of the semiconductor die, the bond pads of the semiconductor die may be electrically connected to corresponding contact areas on an opposite, top surface of the interposer by way of intermediate conductive elements that extend through one or more holes formed in the interposer. Again, the contact areas communicate with corresponding contact pads on the interposer. In this type of flip-chip semiconductor device assembly, however, the contact pads are also typically located on the top surface of the interposer. Accordingly, this type of flip-chip assembly is positioned adjacent a higher-level carrier substrate, such as a printed circuit board, by orienting the interposer with the top surface facing the carrier substrate.
In each of the foregoing types of flip-chip semiconductor devices, the contact pads of the interposer are disposed in an array that has a footprint that mirrors an arrangement of corresponding terminals or other contact regions formed on a carrier substrate. Each of the bond (on bare flip-chip semiconductor dice) or contact (on flip-chip packages) pads and its corresponding terminal may be electrically connected to one another by way of a conductive structure, such as a solder ball, that also spaces the interposer some distance away from the carrier substrate.
The space between the interposer and the carrier substrate may be left open or filled with a so-called “underfill” dielectric material that provides additional electrical insulation between the semiconductor device and the carrier substrate. In addition, each of the foregoing types of flip-chip semiconductor devices may include an encapsulant material covering portions or substantially all of the interposer and/or the semiconductor die.
The thicknesses of conventional flip-chip type packages having ball grid array connection patterns are defined by the combined thicknesses of the semiconductor die, the interposer, the adhesive material therebetween, and the conductive structures (e.g., solder balls) that protrude above the interposer or the semiconductor die. As with the flat packages, conventional flip-chip type packages are often undesirably thick for use in small, thin, state-of-the-art electronic devices. Furthermore, use of this general construction method for producing a stacked multichip module (MCM) results in a relatively high-profile, large footprint device.
Thinner, or low-profile, flip-chip type packages have been developed which include interposers or other carriers with recesses that are configured to receive at least a portion of the profiles of semiconductor devices. While interposers that include recesses for partially receiving semiconductor devices facilitate the fabrication of thinner flip-chip type packages, the semiconductor dice of these packages, as well as intermediate conductive elements that protrude beyond the outer surfaces of either the semiconductor dice or the interposers, undesirably add to the thicknesses of these packages.
U.S. Pat. Nos. 5,541,450 and 5,639,695, both issued to Jones et al. (hereinafter “the '450 and '695 Patents”), disclose another type of flip-chip type package, which includes an interposer with a semiconductor die receptacle extending completely therethrough. The '695 Patent teaches a package that may be formed by securing a semiconductor die directly to a carrier substrate and electrically connecting the interposer to the carrier substrate before the semiconductor die is electrically connected to the interposer. The semiconductor die, intermediate conductive elements that connect bond pads of the semiconductor die to corresponding contact areas on the interposer, and regions of the interposer adjacent the receptacle may then be encapsulated. While this method results in a very low-profile flip-chip type package, the package cannot be tested separately from the carrier substrate. As a result, if the package is unreliable, it may also be necessary to discard the carrier substrate and any other components thereon. Moreover, the packaging method of the '695 Patent complicates the process of connecting semiconductor devices and other electronic components to a carrier substrate. In addition, it should be noted that in order to obtain a low-profile package, it may be necessary to sacrifice footprint compactness. The footprint area of such a low-profile package may be significantly greater than the area of the semiconductor die thereof.
Thus, there is a need for semiconductor device packages that have dimensions that closely resemble the corresponding dimensions of a semiconductor device of such packages, as well as for packaging methods.
SUMMARY OF THE INVENTION
In the present invention, semiconductor devices include bond pads, or outer connectors, that are located on one or more peripheral edges thereof. The outer connectors, which facilitate electrical connection of the semiconductor device to a substrate, such as a test substrate or a carrier substrate (e.g., an interposer or a printed circuit board), may be arranged on a peripheral edge of the semiconductor device in such a way as to impart the semiconductor device with a castellated appearance. Optionally, the outer connectors may include recesses that extend substantially from one major surface of the semiconductor device to another, opposite major surface of the semiconductor device.
By way of example only, the outer connectors may be fabricated by forming redistribution circuitry over active surfaces of semiconductor devices that have yet to be severed from a fabrication substrate, such as a full or partial wafer of semiconductive material (e.g., silicon, gallium arsenide, indium phosphide, etc.) or a full or partial, so-called silicon-on-insulator (SOI) type substrate (e.g., a silicon-on-ceramic (SOC) substrate, silicon-on-glass (SOG) substrate, silicon-on-sapphire (SOS) substrate, etc.). The redistribution circuitry extends from bond pad locations on the active surface of each semiconductor device on the fabrication substrate to a boundary, or “street,” between that semiconductor device and an adjacent semiconductor device. At the boundary, electrically conductive vias which extend substantially through the thickness of the substrate are formed. The electrically conductive vias may comprise a solid quantity of conductive material or have hollow portions extending substantially along the lengths thereof. Upon severing the adjacent semiconductor devices from one another, which is typically referred to in the art as “dicing,” each conductive via is bisected, creating outer connectors that are positioned on the resulting peripheral edge of the singulated or diced semiconductor device.
As outer connectors formed in this manner extend substantially from an active surface to the back side of the semiconductor device, portions of each outer connector may be exposed at both the active surface and the back side of the semiconductor device. Accordingly, either the active surface or the back side of a semiconductor device of the present invention may be joined and electrically connected to one or more other semiconductor devices or semiconductor device components (e.g., test substrates, carrier substrates, etc.).
Assembly of a semiconductor device according to the present invention with another semiconductor device or semiconductor device component may be accomplished without any significant intervening space between the assembled semiconductor devices or semiconductor device and semiconductor device component. In assembling a semiconductor device of the present invention with another semiconductor device or a semiconductor device component, the outer connectors of the semiconductor device and corresponding contacts of the other semiconductor device or semiconductor device component are aligned, then electrically connected with one another. Accordingly, semiconductor devices that include such outer connectors may facilitate the formation of assemblies and packages with minimal footprints (X and Y dimensions) as well as a minimal profile (Z dimension).
An example of a semiconductor device assembly that may include more than one semiconductor device that incorporates teachings of the present invention may comprise a so-called “multiple-chip module” of stacked configuration. Aligned, corresponding outer connectors of the two or more stacked semiconductor devices may be conductively connected to one another, such as by solder or by conductive pins or other structures that are at least partially received within receptacles of the outer connectors. As the outer connectors extend from the active surface to the back side of each of the semiconductor devices and since electrical connection may be effected at the peripheries of the semiconductor devices, the opposed back side and active surface of adjacent semiconductor devices may be positioned very closely to one another. Thus, a multichip module according to the present invention may comprise a stack of a large number of dice or packages, while avoiding the use of undesirable height-adding interdie connectors, such as solder balls, bond wires, and the like. As a result, a multichip module that includes semiconductor devices of the present invention may have a minimum profile dimension (Z dimension).
Additionally, a multichip module that includes semiconductor devices according to the present invention may include a support substrate which has a footprint which is substantially equal in size (i.e., X and Y dimensions) to or only slightly larger than the footprint of the remainder of the multichip module. The support substrate may include conventional contacts (e.g., bond pads if the support substrate is an interposer or another semiconductor device, terminals if the support substrate is a circuit board, contact areas on leads if the support substrate comprises leads, etc.) to which outer connectors of the semiconductor devices are electrically connected. By way of example only, each contact of the support substrate and the corresponding outer connectors of the semiconductor devices may be electrically connected to one another (e.g., secured to a contact of the support substrate and located between adjacent surfaces of corresponding, adjacent outer connectors and/or within recesses of corresponding, adjacent outer connectors) by way of a conductive material (e.g., solder, a conductive or conductor-filled elastomer, etc.), by way conductive pins or other elongate conductive structures (e.g., upwardly standing wires) that are secured to and protrude from the contact and that are at least partially received within receptacles of the corresponding outer connectors, or otherwise, as known in the art.
Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
In the drawings, in which some dimensions may be exaggerated, exemplary embodiments for carrying out the invention are illustrated:
FIG. 1 is a perspective view of a fabrication substrate with multiple semiconductor devices fabricated thereon in accordance with teachings of the present invention;
FIG. 2 is a plan view of an enlarged portion of the exemplary fabrication substrate of FIG. 1, with multiple semiconductor devices fabricated thereon in accordance with teachings of the invention, each semiconductor device including bond pads that are arranged in-line along a central portion of the semiconductor device, which bond pads are redistributed to outer connectors that are positioned on opposite peripheral edges thereof;
FIG. 3 is a plan view of a semiconductor device according to the present invention following singulation thereof from the fabrication substrate of FIG. 2;
FIG. 4 is a plan view of a semiconductor device of the present invention which includes bond pads positioned adjacent to one edge thereof, which bond pads are redistributed to outer connectors on multiple peripheral edges of the semiconductor device;
FIG. 5 is a cross-sectional view through a singulated semiconductor device of the present invention, taken along line 5-5 of FIG. 3;
FIGS. 6, 7, 8 and 9 are partial plan views of various exemplary redistribution conductive tracing patterns along adjacent semiconductor devices on a fabrication substrate;
FIGS. 10, 11, 12 and 13 are partial plan views of the redistribution conductive tracing patterns of FIGS. 6, 7, 8, and 9, respectively, following patterning thereof and formation of full via holes therein in accordance with the teachings of the invention;
FIG. 14 is an enlarged plan view of a portion of the boundary between adjacent semiconductor devices of FIG. 11, illustrating the effect of singulation of the two semiconductor devices from one another to form outer connectors in accordance with teachings of the invention;
FIG. 15 is an enlarged perspective view of an outer connector formed in accordance with the teachings of the invention;
FIG. 16 is an enlarged perspective view of another embodiment of an outer connector formed in accordance with the teachings of the invention;
FIG. 17 is a perspective view of a multichip module including stacked semiconductor devices of the present invention;
FIG. 18 is an exploded perspective view of a multichip module that includes stacked semiconductor devices according to the present invention;
FIG. 19 is an enlarged cross-sectional view through a portion of a support substrate for a multichip module in accordance with teachings of the invention; and
FIGS. 20, 21 and 22 are enlarged plan views of portions of outer connectors of packages, illustrating differing configurations of conductive elements for establishing electrical connections with the outer connectors.
DETAILED DESCRIPTION OF THE INVENTION
Referring to FIGS. 1 and 2, a fabrication substrate, which is also referred to herein as a substrate blank 8, is shown. One side of the substrate blank 8 is selected as an active surface 18 and the opposite side becomes the back side 19. A pattern of straight boundary lines or streets 12 and 14 (individually referred to herein as streets 12A, 12B, 12C, etc., and 14A, 14B, 14C, etc., respectively), which respectively extend in the X direction and Y direction, is delineated for subdivision of the substrate blank 8 into a plurality of areas at which separate semiconductor devices 16 are to be fabricated and further processed to form packages 10 (individually referred to as packages 10A, 10B, 10C, etc.). Streets 12 and 14 also comprise saw lines for the subsequent singulation of each package 10 from other packages 10 that have been fabricated on the substrate blank 8. For example, in FIG. 2, a package 10E is shown as being surrounded by immediately adjacent packages 10A, 10B, 10C, 10D, 10F, 10G, 10H and 10J that are carried upon the same, yet-to-be severed substrate blank 8.
Semiconductor devices 16 and, thus, assembled packages 10 that include semiconductor devices 16, may comprise any type of device, such as a memory device (e.g., dynamic random access memory (DRAM), static random access memory (SRAM), programmable memory (PROM), electrically erasable programmable memory (EEPROM), flash memory, etc.), a processor, or any other type of semiconductor device known in the art. Semiconductor device 16 includes bond pads 20 (see, e.g., FIGS. 2-5) that facilitate electrical communication between the integrated circuitry (not shown) thereof and external electronic components, as known in the art. Bond pads 20 may be arranged on an active surface 18 of each semiconductor device 16 in any suitable fashion known in the art, such as in-line along a central portion of the semiconductor device 16 or an edge of package 10 thereof, peripherally, or in an area array.
The fabrication of semiconductor devices 16 may be effected in accordance with the desired end use of the assembled package 10 of which each semiconductor device is intended to be a part. An integrated circuit (not shown) is formed in each semiconductor device 16 to interface with the active surface 18, as known in the art. A wide variety of integrated circuit device elements may be used in the semiconductor device 16 of a package 10, including, for example, conductors, resistors, transistors, capacitors, inductors, insulators, and the like. Fabrication processes are used which typically fall into the groups known as layering, patterning, doping and heating, and many specific variations of each are well known. For example, useful layering processes include various methods of oxidation, chemical vapor deposition (CVD), molecular beam epitaxy, physical vapor deposition (PVD), and other techniques.
In the exemplary embodiment depicted in FIG. 2, each semiconductor device 16 on substrate blank 8 is provided with bond pads 20 to facilitate electrical connection of the integrated circuitry (not shown) of that semiconductor device 16 with external components, such as other semiconductor devices or electronic components. The bond pads 20 are located so as not to interfere with subsequently fabricated outer connectors 31 (FIGS. 3-5) of a package 10 of which the semiconductor device 16 is a part.
In addition to a semiconductor device 16 (FIG. 1), the packages 10A, 10B, 10C, 10D, 10B, etc., on the substrate blank 8 each include conductive traces 28 that extend between various bond pads 20 and, prior to severing the packages 10A, 10B, 10C, 10D, 10B, etc., from one another, corresponding conductive vias 30, such as vias 30A, 30B, 30C, which are depicted, by way of example only, as being annular in shape. The conductive vias 30 extend completely through the thickness of the substrate blank 8 and, thus, through the entire thickness of the package 10 of which they will become a part. For each conductive via 30 that is located between adjacent, functional semiconductor devices 16, a conductive trace 28 extends from a bond pad 20 of each of the adjacent, functional semiconductor devices 16 to that conductive via 30. Each of the conductive vias 30 is positioned along a street 12, 14 (in this example, streets 14A, 14B, 14C, etc.) on the substrate blank 8. Each conductive via 30 also extends laterally into at least a portion of the semiconductor devices 16 between which it is positioned. For example, packages 10E and 10F share conductive vias 30C on the street 14C between the two packages 10B and 10F. Package 10D also shares conductive vias 30B with package 10E.
Singulation of the packages 10 from one another and from the substrate blank 8 is effected by cutting the substrate blank 8 along streets 12 and 14 thereon. As substrate blank 8 is cut along streets 12 and 14, the full conductive vias 30 that are positioned on a cut street 12, 14 are cut into outer connectors 31, which remain at the peripheral edges 22 of each of the singulated packages 10, as shown in FIG. 3. A package 10 which has been singulated from the substrate blank 8, or “wafer level,” of FIG. 2 has outer connectors 31 inlaid into opposite peripheral edges 22, 24 of the package 10. As the conductive vias 30 shown in FIG. 2 are annular in shape, each outer connector 31 shown in FIG. 3 may include a semicircular recess 40 formed therein, which extends along the substantial height of the outer connector 31.
Also, as shown in FIG. 4, teachings of the present invention may be applied to packages 50 that include semiconductor devices having peripheral bond pads 20 positioned on the active surface 18, adjacent to a single edge 52 of the semiconductor device 16′. The outer connectors 31 of the package 10′ of which semiconductor device 16′ is a part may be formed on one or more other peripheral edges 54 of the semiconductor device 16′ and connected to corresponding bond pads 20 by metallization, such as conductive traces 28, as illustrated in FIG. 4. Of course, semiconductor devices with bond pads 20 arranged in other connection patterns are also within the scope of the present invention, as are packages 10 with outer connectors 31 that are arranged in connection patterns which differ from those illustrated in FIGS. 2-4.
FIG. 5 is a cross-sectional view of a portion of a package 10. Semiconductor device 16 of package 10 includes integrated circuits 42, although only a single integrated circuit 42 is schematically depicted in FIG. 5. Each integrated circuit 42 terminates at a bond pad 20 on the active surface 18 of the semiconductor device 16. An upper insulative layer, i.e., a dielectric layer 36, which is formed on the active surface 18, provides some protection for the underlying integrated circuit 42. Conductive traces 28 (again, only one is shown) are formed atop the dielectric layer 36 and extend from each bond pad 20 toward corresponding via through-holes 38, which are located on a street 12, 14 that defines a periphery of the semiconductor device 16. A second insulative layer, or dielectric coating 44, may be formed so as to cover at least a portion of the top 32 of package 10. The second dielectric coating 44 may be formed before or after the via through-holes 38 are formed. A conductive via 30, which includes a quantity of conductive material, such as one or more layers of metal, conductive or conductor-filled elastomer, or the like, deposited in or on the surfaces of a via through-hole 38, may be located within each via through-hole 38. An insulative lining 39 on the surfaces of each via through-hole 38 may electrically isolate each conductive via 30 from substrate blank 8. As conductive vias 30 are positioned on a street 12, 14 that is common to the package 10 and a neighboring, like package 10X on the substrate blank 8, each conductive via 30 may be temporarily shared between adjacent packages 10 and 10X. As depicted, the conductive via 30 will subsequently be severed to form two or more outer connectors 31, each of which includes a recess 40 formed therein. The back side 19 of the semiconductor device 16 may be at least partially coated with a lower protective insulative layer 46, as known in the art.
Turning now to FIGS. 6, 7, 8, and 9, various exemplary configurations of conductive traces 28, which are applied to the package tops 32 at the wafer level, are illustrated. The conductive traces 28, which may be considered to be redistribution metallization, extend generally laterally from each bond pad 20 to a desired outer connector 31 (see, e.g., FIGS. 4 and 5) location at a periphery of the package 10 and may be joined to conductive traces 28 of adjacent packages 10 at a street 12, 14 therebetween. In each of FIGS. 6-9, portions of two adjacent wafer-level packages 10D and 10E are shown with an intervening street 14. In FIG. 6, the conductive traces 28 have substantially uniform widths and extend between bond pads 20 on the two packages 10D and 10E, intersecting the street 14 between packages 10D and 10E.
The conductive traces 28 may be formed by a wide range of processes known in the art. By way of example, one or more layers of conductive material, such as metal (e.g., aluminum, copper, gold, nickel, etc.), may be formed on package tops 32 by any suitable process, including, without limitation, chemical vapor deposition (CVD), physical vapor deposition (PVD) (e.g., sputtering or evaporation), electrolytic plating, electroless plating, and immersion plating techniques. While such a layer of conductive material may be formed before, simultaneously with, or following the introduction of conductive material into via through-holes 38 (see, e.g., FIGS. 10-13), in the embodiments that are shown in FIGS. 6-9, the layer of conductive material from which the conductive traces 28 are formed would be deposited prior to the formation of via through-holes 38 and, thus, prior to the introduction of conductive material into the via through-holes 38. Next, the layer of conductive material may be patterned, as known in the art, such as by use of mask and etch techniques.
In FIG. 10, the packages 10D, 10E of FIG. 6 are subjected to formation of via through-holes 38 at the intersections 66 of each conductive trace 28 with boundary line or street 14. It can be seen that when the widths 56 of conductive traces 28 are less than the diameters of the corresponding via through-holes 38, the conductive trace 28 will only contact a portion of the outer periphery of its corresponding conductive via 30 (FIG. 5). Thus, if desired, the conductive traces 28 may have increased widths 56 along a portion thereof or substantially the entire lengths thereof to more completely contact their corresponding conductive vias 30 (FIG. 5), as shown in FIGS. 7-9 and 11-13.
For example, in FIG. 7, each conductive trace 28′ is shown with an enlargement 58′, i. e., a region of increased width, at the intersection 66 of that conductive trace 28′ with street 14. The width of enlargement 58′ is sufficient to completely peripherally surround an adjacent end of a corresponding via through-hole 38 to be subsequently formed therethrough, as shown in FIG. 11.
In FIGS. 8 and 12, conductive traces 28″ are shown as including diamond-shaped enlargements 58″ at intersections 66 along a street 14 between two adjacent packages 10D, 10E. Adjacent diamond-shaped enlargements 58″ may contact one another at areas 80, which are subsequently removed when packages 10D and 10E are severed from one another, thereby electrically isolating adjacent enlargements 58″ from one another.
As depicted in FIGS. 9 and 13, the pattern of conductive traces 28′″ may be formed to provide a conductive “street” 60 having boundary line or street 14 as a centerline. Portions of the street 60 may be etched or otherwise removed to form trace enlargements 58′″, and via through-holes 38 formed at intersections 66, as shown in FIG. 13.
Referring again to FIG. 5, following the completion of conductive traces 28 on a package, the package top 32 may be covered with a protective dielectric coating 44, such as an adhesive-coated, dielectric film or tape, a quantity of dielectric polymer (e.g., by spin-on, screen printing, doctor blade, or other suitable, known techniques), spin-on-glass (SOG), or the like.
The via through-holes 38 may be formed by any of a variety of known processes, depending upon their heights 70 (i.e., the thickness of the substrate blank 8 and, thus, of the packages 10 in and between which the via through-holes 38 are to be formed) (see FIG. 5), as well as their diameters 64 and the pitch 68 at which the via through-holes 38 are spaced (see FIG. 10). By way of example only, the via through-holes 38 may be mechanically drilled (e.g., using multiple spindle machines as are used for forming holes in printed circuit boards or otherwise, as known in the art) or formed by known laser-drilling techniques, by mask and etch processes, or as otherwise known in the art. When mechanical drilling processes are used to form via through-holes 38, subsequent cleaning and/or deburring processes may be effected, as known in the art, to remove a “smear” of dust that may be present on the edges of the conductive traces 28 or an enlargement 58 (FIG. 14) due to the heat generated by drilling. Additionally, the via through-hole 38 may be etched back to fully expose the edges of the surrounding conductive trace 28 or enlargement 58. Of course, the usefulness of a particular method for forming via through-holes 38 in accordance with teachings of the present invention depends upon the desired dimensions of the via through-holes 38, including their diameters 64 and heights 70, or height aspect ratios. When each conductive via 30 is to be bisected, or severed into two outer connectors 31, the number of via through-holes 38 to be formed is one-half the number of outer connectors 31 to be formed.
Once the via through-holes 38 are formed, exposed semiconductive material at the surfaces thereof may be coated with an insulative lining 39. The insulative lining 39 may be formed by known processes, such as by exposure of the surfaces of via though-holes 38 to oxidizing conditions, deposition of an insulative material (e.g., silicon dioxide, silicon nitride, silicon oxynitride, etc.) onto the surfaces of via through-holes 38, or any other suitable, known process.
As depicted in FIG. 14 with respect to packages 10D and 10E that are still structurally connected to one another, or at the wafer level, a conductive via 30 may be formed in a via through-hole 38 by introducing a quantity of conductive material 29 onto at least the surfaces of each via through-hole 38. The conductive material 29 contacts at least edge regions of a conductive trace 28 or enlargement 58 located adjacent to an opening of that via through-hole 38. While FIG. 14 depicts the conductive vias 30 as being annular in shape, the conductive vias 30 may optionally be substantially solid structures. The shapes of the conductive vias 30 may result from the methods by which conductive material 29 is introduced into the via through-holes 38. By way of example only, electroless deposition, immersion deposition, electrolytic deposition, chemical vapor deposition (CVD), or physical vapor deposition (PVD) (e.g., sputtering, evaporation, etc.) techniques may be employed. Alternatively, via through-holes 38 may be filled with conductive material 29 in the form of solder or another metal or metal alloy, conductive or conductor-filled elastomer, or other conductive materials which have properties that make them suitable for use as outer connectors 31 (e.g., low contact resistance with the materials of adjacent conductive structures, good adhesion to adjacent materials, etc.). Examples of conductive materials 29 that may be used to form conductive vias 30 and, thus, outer connectors 31 (FIGS. 3-5) include, but are not limited to, nickel-plated copper, aluminum, and other solder-compatible materials.
As shown in FIG. 14, the formation of conductive vias 30 is followed by singulation of adjacent packages 10D and 10E from each other and from other packages that are carried by the substrate blank 8. In this invention, the singulation process serves another purpose, namely, to sever each of a series of conductive vias 30 into portions and to thereby form outer connectors 31 (FIGS. 3-5) on at least one peripheral edge 22, 24 of each of the severed, adjacent packages 10D and 10E. The outer connectors 31 may be semicylindrical, as shown in FIG. 15, or semicircular if completely filled, as depicted in FIG. 16, depending, of course, upon the degree to which the via through-hole 38 is coated or filled with conductive material 29. Singulation may be accomplished by cutting with a wafer saw, for example. Wafer saws have a finite kerf width 74. Singulation of packages 10 from the substrate blank 8 will produce separate packages 10 with kerf edges 72. The amount of material removed between adjacent packages 10, as well as the amount of material removed from each of the conductive vias 30, is defined, in part, by the kerf width 74. Accordingly, the width dimension of each outer connector 31 may be defined, at least in part, by the kerf width 74 of a saw blade (not shown). Likewise, the width of each recess 40 formed in an outer connector 31 may be at least partially defined by the kerf width 74. The upper surface 76 and lower surface 78 of each outer connector 31 may be substantially planar and have dimensions that facilitate attachment, by solder, conductive or conductor-filled elastomer, or otherwise, to a contact area, such as a conductive land or a contact area of a lead, of another semiconductor device component, such as a carrier (e.g., an interposer, a circuit board, leads, etc.), another packaged or bare semiconductor device, or the like.
Turning again to FIG. 12, it can be seen that, in singulation of packages 10D and 10E along street 14, the kerf width 74 may also remove areas 80 where enlargements 58″ of adjacent conductive traces 28″ are continuous with one another, such as the corners of the diamond-shaped enlargements 28″ depicted in FIG. 12, thus separating and electrically isolating adjacent conductive traces 28″ from each other. Accordingly, when the kerf width 74 is sufficient to mechanically separate adjacent enlargement 58″, a further etching step to separate the enlargements 58″ from each other is unnecessary.
A package 10 with castellated edges 22, 24 and outer connectors 31 of the type described herein has an extremely low profile, which may be only slightly larger than that of the semiconductor device 16 of such a package 10. Furthermore, such a package 10 has a minimal footprint, which closely resembles the footprint of the semiconductor device 16 thereof. In addition, due to its minimized size, the lengths of conductive traces 28 that are required to redistribute the input/output provided by bond pads 20 to outer connectors 31 are minimized, facilitating the provision of a package 10 with electrical characteristics and signal integrity that are superior to those of existing semiconductor device packages.
In another aspect of the present invention, a plurality of packages 10 may be assembled to form a so-called multichip module (MCM). In a stacked MCM according to the present invention, packages 10 may be positioned adjacent to one another with little or no spacing therebetween, as may result from the use of discrete conductive elements, such as solder balls, between adjacent packages, and with a minimized footprint, in contrast to the expanded footprints that are required when laterally extending, intermediate conductive elements, such as bond wires, conductive tape-automated bonding (TAB) elements carried upon a dielectric polymer film, leads, or the like, are used to provide electrical connections in conventional MCMs.
As depicted in FIGS. 17, 18 and 19, an exemplary multichip module 90, or semiconductor device assembly, of the present invention is shown. While the illustrated multichip module 90 includes four packages 10A-10D in stacked arrangement, multichip modules with other arrangements and with other numbers of packages 10 are also within the scope of the present invention. By way of example only, stacked multichip modules 90 that include a greater number of packages 10 would be particularly useful for high-capacity memory.
It will be appreciated that the multichip module 90 shown in FIGS. 17 and 18 will comprise a stack of semiconductor packages 10 having an identical pattern of outer connectors 31. However, depending upon the particular package construction, same-width but shorter packages having fewer outer connectors 31 may be incorporated in the multichip module 90, provided that the partial pattern of outer connectors 31 fits within the larger connector pattern.
As shown, the packages 10 may be electrically interconnected and physically supported by way of conductive columns 88 that are configured and arranged to be at least partially received within aligned recesses 40 of corresponding sets of outer connectors 31 of the stacked packages 10. Conductive columns 88 are elongate members that may be formed from a conductive material (e.g., aluminum, copper, etc.) which will substantially retain their shapes when the outer connectors 31 of packages 10 are positioned adjacent thereto. Thus, each conductive column 88 acts as a common lead for each of the outer connectors 31 of a set.
Each conductive column 88 is secured to (e.g., by solder, reflowing a portion thereof to secure the same to a terminal, etc.) and protrudes from a corresponding conductive member 100 (e.g., a terminal, conductive material-lined recess, etc.) of a support substrate 82 of the multichip module 90. In the exemplary embodiment of a circuit board (e.g., FR-4 resin, BT resin, etc.) type support substrate 82 depicted in FIGS. 17, 18, and 19, the conductive columns 88 are shown as being mounted in apertures 98 formed in the support substrate 82. The support substrate 82 may alternatively comprise an interposer (which may be formed from ceramic, glass, plastic, insulator-lined silicon, etc.), leads, another semiconductor device, a test substrate, or any other known, suitable type of substrate. Each conductive column 88 is electrically connected to a portion of a corresponding conductive trace 92 that is located at or proximate to the end of the aperture 98 opposite that from which the conductive column 88 protrudes, which conductive trace 92 is carried by the bottom surface 86 of the support substrate 82. Each conductive trace 92 leads to a corresponding conductive structure, such as leads, leadless chip carrier (LCC) terminals, plug-in type connectors, or discrete conductive elements (i.e., balls 84′ (FIGS. 18, 19), bumps, pillars, columns, pins 84 (FIG. 17), or other structures or conductive material), which are shown as being arranged in a so-called ball grid array (BGA) connection pattern. In FIG. 17, the conductive structures are shown as an array of pins 84, or “pin-grid-array” (PGA), while in the exploded view of FIG. 18, a ball-grid-array (BGA) of solder balls 84′ is depicted. As an alternative to including conductive traces 92 that are carried by the bottom surface 86 of the support substrate 82, conductive traces may be carried on the upper surface 85 of the support substrate 82, internally within the support substrate 82, or in some combination thereof, in which case conductive vias may be positioned at one or more locations along the lengths of the conductive traces 92.
As an example of a method for forming the conductive columns 88, a wire (e.g., a gold or aluminum wire) may be drawn by use of a wire bonding capillary, as known in the art. Such a wire may have a generally circular cross-section, although conductive columns 88 having any other suitable cross-section, taken transverse to the lengths thereof, are also within the scope of the present invention. By way of example only, and as shown in FIG. 21, the cross-section of a conductive column 88″ incorporating teachings of the present invention may be semicircular. Such a conductive column 88″ could be used to form an assembly of stacked packages 10 that is substantially chip-scale with respect to both footprint and profile. and profile.
As noted above, the conductive column 88″ may have transverse cross-sectional dimensions (e.g., a diameter 102) that substantially match or are slightly smaller than the complementary dimensions (e.g., a diameter 41; FIG. 22) of a recess 40 formed in the outer connector 31 to which the conductive column 88 corresponds. This is illustrated in the package 10 of FIG. 20. As depicted in FIG. 22, a castellation column 88″ may alternatively have a cross-section which is circular but with a diameter 102 less than the diameter 41 of the recess 40 formed in the corresponding outer connector 31.
As shown in FIG. 19, slippage of the conductive column 88 in its corresponding aperture 98 may be avoided by use of a stop collar 94 on the conductive column 88, and by solder attachment to adjacent portions of conductive traces 92 on the bottom surface 86 of the support substrate 82.
If desired (e.g., in packages that include outer connectors 31 arranged along only one or two adjacent peripheral edges 22, 24 thereof), conductive columns 88 may be secured to their outer connectors 31. One example of the manner in which a conductive column 88 may be secured to a set of corresponding outer connectors 31 includes the use of a conductive adhesive, such as solder, another metal or metal alloy, a conductive or conductor-filled elastomer, or the like, which may be positioned between a conductive column 88 and each of its corresponding outer connectors 31, around an outer periphery of the conductive column 88 and in contact with lateral edges of each of the outer connectors 31 that corresponds thereto, or in a combination of these locations. Optionally, the conductive columns 88 may be coated with tin to enhance connection to the outer connectors 31 in this manner. As another example, a nonconductive material may be disposed around a surface of each conductive column 88 that does not contact outer connectors 31, as well as to a peripheral edge 22, 24 of each package 10 of the multichip module 90, to maintain contact and, thus, an electrical connection between each conductive column 88 and its corresponding outer connectors 31.
Of course, when support substrate 82 comprises a test substrate, it may not be desirable to bond or otherwise permanently secure the conductive columns 88 to their corresponding outer connectors 31, as temporary, reversible electrical connections are desired.
Following assembly of the support substrate 82 with all the packages 10 in the stack and the establishment of contact between conductive columns 88 and corresponding sets of outer connectors 31, the conductive columns 88 may be cut, or trimmed, to remove any excess portion extending beyond the uppermost package 10. The conductive columns 88 may alternatively be provided with a length that corresponds to the height at which packages 10 are to be stacked in the multichip module 90.
As described above, the multichip module 90 may be readily fabricated using processes and equipment which are widely used or known in the electronics industry. The package 10 of the present invention may have a total thickness of less than about 1 mm, making the package 10 suitable for use in compact electronic devices, such as cellular telephones, handheld computers, and portable computers, where such low profile packages are required or desired. The multichip module 90 of the invention will likewise have a relatively low profile, making it suitable for the same types of devices.
Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some exemplary embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. Features from different embodiments may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions, and modifications to the invention, as disclosed herein, which fall within the meaning and scope of the claims are to be embraced thereby.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4956694||Nov 4, 1988||Sep 11, 1990||Dense-Pac Microsystems, Inc.||Integrated circuit chip stacking|
|US5111278||Mar 27, 1991||May 5, 1992||Eichelberger Charles W||Three-dimensional multichip module systems|
|US5138115||Aug 28, 1991||Aug 11, 1992||Atmel Corporation||Carrierles surface mounted integrated circuit die|
|US5266833 *||Mar 30, 1992||Nov 30, 1993||Capps David F||Integrated circuit bus structure|
|US5313096||Jul 29, 1992||May 17, 1994||Dense-Pac Microsystems, Inc.||IC chip package having chip attached to and wire bonded within an overlying substrate|
|US5434745||Jul 26, 1994||Jul 18, 1995||White Microelectronics Div. Of Bowmar Instrument Corp.||Stacked silicon die carrier assembly|
|US5440452||May 12, 1993||Aug 8, 1995||Akira Kitahara||Surface mount components and semifinished products thereof|
|US5502667||Sep 13, 1993||Mar 26, 1996||International Business Machines Corporation||Integrated multichip memory module structure|
|US5541450||Nov 2, 1994||Jul 30, 1996||Motorola, Inc.||Low-profile ball-grid array semiconductor package|
|US5639695||Nov 3, 1995||Jun 17, 1997||Motorola, Inc.||Low-profile ball-grid array semiconductor package and method|
|US5644839 *||Jun 7, 1995||Jul 8, 1997||Xetel Corporation||Surface mountable substrate edge terminal|
|US5723901||Dec 11, 1995||Mar 3, 1998||Kabushiki Kaisha Toshiba||Stacked semiconductor device having peripheral through holes|
|US5752182||May 2, 1995||May 12, 1998||Matsushita Electric Industrial Co., Ltd.||Hybrid IC|
|US5834162||Oct 28, 1996||Nov 10, 1998||Regents Of The University Of California||Process for 3D chip stacking|
|US5925924||Apr 14, 1997||Jul 20, 1999||International Business Machines Corporation||Methods for precise definition of integrated circuit chip edges|
|US5950070||May 15, 1997||Sep 7, 1999||Kulicke & Soffa Investments||Method of forming a chip scale package, and a tool used in forming the chip scale package|
|US5986209||Jul 9, 1997||Nov 16, 1999||Micron Technology, Inc.||Package stack via bottom leaded plastic (BLP) packaging|
|US6004867||Dec 12, 1997||Dec 21, 1999||Samsung Electronics Co., Ltd.||Chip-size packages assembled using mass production techniques at the wafer-level|
|US6034438||Oct 18, 1996||Mar 7, 2000||The Regents Of The University Of California||L-connect routing of die surface pads to the die edge for stacking in a 3D array|
|US6072236||Mar 7, 1996||Jun 6, 2000||Micron Technology, Inc.||Micromachined chip scale package|
|US6228684||Dec 28, 1999||May 8, 2001||Fujitsu Limited||Wafer-level package, a method of manufacturing thereof and a method of manufacturing semiconductor devices from such a wafer-level package|
|US6252300||Mar 1, 1999||Jun 26, 2001||United Microelectronics Corp.||Direct contact through hole type wafer structure|
|US6306680||Feb 22, 1999||Oct 23, 2001||General Electric Company||Power overlay chip scale packages for discrete power devices|
|US6316287||Sep 13, 1999||Nov 13, 2001||Vishay Intertechnology, Inc.||Chip scale surface mount packages for semiconductor device and process of fabricating the same|
|US6323546||Jan 2, 2001||Nov 27, 2001||United Microelectronics Corp.||Direct contact through hole type wafer structure|
|US6326689||Jul 26, 1999||Dec 4, 2001||Stmicroelectronics, Inc.||Backside contact for touchchip|
|US6335225||Feb 20, 1998||Jan 1, 2002||Micron Technology, Inc.||High density direct connect LOC assembly|
|US6344401||Mar 9, 2000||Feb 5, 2002||Atmel Corporation||Method of forming a stacked-die integrated circuit chip package on a water level|
|US6346432||Mar 12, 2001||Feb 12, 2002||Kabushiki Kaisha Toshiba||Semiconductor element having external connection terminals, method of manufacturing the semiconductor element, and semiconductor device equipped with the semiconductor element|
|US6352923||Mar 1, 1999||Mar 5, 2002||United Microelectronics Corp.||Method of fabricating direct contact through hole type|
|US6358833||Aug 30, 2000||Mar 19, 2002||Micron Technology, Inc.||Method of fabricating a micromachined chip scale package|
|US6376769||Mar 14, 2000||Apr 23, 2002||Amerasia International Technology, Inc.||High-density electronic package, and method for making same|
|US6379982||Aug 17, 2000||Apr 30, 2002||Micron Technology, Inc.||Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing|
|US6379999||Mar 15, 2000||Apr 30, 2002||Oki Electric Industry Co., Ltd.||Semiconductor device and method of manufacturing the same|
|US6414384||Dec 22, 2000||Jul 2, 2002||Silicon Precision Industries Co., Ltd.||Package structure stacking chips on front surface and back surface of substrate|
|US6461956||Oct 27, 2000||Oct 8, 2002||United Microelectronics Corp.||Method of forming package|
|US6504244||Jan 31, 2001||Jan 7, 2003||Nec Corporation||Semiconductor device and semiconductor module using the same|
|US6521485||Jan 17, 2001||Feb 18, 2003||Walsin Advanced Electronics Ltd||Method for manufacturing wafer level chip size package|
|US6521995||Sep 30, 1999||Feb 18, 2003||Micron Technology, Inc.||Wafer-level package|
|US6528870 *||Jan 26, 2001||Mar 4, 2003||Kabushiki Kaisha Toshiba||Semiconductor device having a plurality of stacked wiring boards|
|US6552426||May 3, 2001||Apr 22, 2003||Sharp Kabushiki Kaisha||Semiconductor device and method of manufacturing same|
|US6562647||Apr 26, 2001||May 13, 2003||Vishay Intertechnology, Inc.||Chip scale surface mount package for semiconductor device and process of fabricating the same|
|US6576992||Oct 26, 2001||Jun 10, 2003||Staktek Group L.P.||Stacks chip scale-packaged integrated circuits into modules that conserve board surface area|
|US6582992||Aug 15, 2002||Jun 24, 2003||Micron Technology, Inc.||Stackable semiconductor package and wafer level fabrication method|
|US6603191||May 15, 2001||Aug 5, 2003||Casio Computer Co., Ltd.||Semiconductor device and method of manufacturing the same|
|US6607941||Jan 11, 2002||Aug 19, 2003||National Semiconductor Corporation||Process and structure improvements to shellcase style packaging technology|
|US6611052||Nov 16, 2001||Aug 26, 2003||Micron Technology, Inc.||Wafer level stackable semiconductor package|
|US6623297 *||Sep 4, 2001||Sep 23, 2003||Hon Hai Precision Ind. Co., Ltd.||GBIC electrical connector assembly|
|US6624505||Jan 11, 2001||Sep 23, 2003||Shellcase, Ltd.||Packaged integrated circuits and methods of producing thereof|
|US6656827||Oct 17, 2002||Dec 2, 2003||Taiwan Semiconductor Manufacturing Co., Ltd.||Electrical performance enhanced wafer level chip scale package with ground|
|US6693358||Oct 10, 2001||Feb 17, 2004||Matsushita Electric Industrial Co., Ltd.||Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device|
|US6710454||Feb 16, 2000||Mar 23, 2004||Micron Technology, Inc.||Adhesive layer for an electronic apparatus having multiple semiconductor devices|
|US6722055 *||Sep 17, 2002||Apr 20, 2004||m·FSI Ltd.||Supporting fixture of substrate and drying method of substrate surface using the same|
|US6727116||Jun 27, 2002||Apr 27, 2004||Micron Technology, Inc.||Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods|
|US6759272||May 1, 2003||Jul 6, 2004||Renesas Technology Corp.||Semiconductor device and manufacturing method thereof|
|US6762431||Mar 12, 2001||Jul 13, 2004||Fujitsu Limited||Wafer-level package with test terminals|
|US6814583 *||Sep 12, 2002||Nov 9, 2004||Silicon Image, Inc.||Through-board PCB edge connector, system and method|
|US6818977||Jul 17, 2002||Nov 16, 2004||Micron Technology, Inc.||Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages|
|US6841418||Jan 28, 2004||Jan 11, 2005||Micron Technology, Inc.||Multi-substrate microelectronic packages and methods for manufacture|
|US6849802||Feb 4, 2003||Feb 1, 2005||Samsung Electronics Co., Ltd||Semiconductor chip, chip stack package and manufacturing method|
|US6855572 *||Aug 28, 2002||Feb 15, 2005||Micron Technology, Inc.||Castellation wafer level packaging of integrated circuit chips|
|US6856023||Jan 22, 2003||Feb 15, 2005||Canon Kabushiki Kaisha||Semiconductor device and method of manufacturing semiconductor device|
|US6856026||Jul 11, 2003||Feb 15, 2005||Matsushita Electric Industrial Co., Ltd.||Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device|
|US6876061||May 28, 2002||Apr 5, 2005||Vishay Intertechnology, Inc.||Chip scale surface mount package for semiconductor device and process of fabricating the same|
|US6891273||Apr 1, 2003||May 10, 2005||Siliconware Precision Industries Co., Ltd.||Semiconductor package and fabrication method thereof|
|US6972480||Jun 16, 2003||Dec 6, 2005||Shellcase Ltd.||Methods and apparatus for packaging integrated circuit devices|
|US7007378||Dec 12, 2002||Mar 7, 2006||International Business Machines Corporation||Connector design; flashing gold to exterior surface|
|US7074696||Jul 29, 2003||Jul 11, 2006||Infineon Technologies Ag||Semiconductor circuit module and method for fabricating semiconductor circuit modules|
|US20020017398||Apr 30, 2001||Feb 14, 2002||Hans-Juergen Hacke||Method for transforming a substrate with edge contacts into a ball grid array, ball grid array manufactured according to this method, and flexible wiring for the transformation of a substrate with edge contacts into a ball grid array|
|US20020038890||Jun 26, 2001||Apr 4, 2002||Shinji Ohuchi||Semiconductor device and method for manufacturing the same, semiconductor wafer and semiconductor device manufactured thereby|
|US20020048906||Oct 16, 2001||Apr 25, 2002||Tadahiko Sakai||Semiconductor device, method of manufacturing the device and mehtod of mounting the device|
|US20020158326||Apr 25, 2002||Oct 31, 2002||Yuuki Furuya||Semiconductor device and semiconductor device manufacturing method|
|US20020197770||Nov 14, 2001||Dec 26, 2002||Mitsubishi Denki Kabushiki Kaisha||Method of manufacturing semiconductor chips|
|US20030117784 *||Dec 3, 2002||Jun 26, 2003||Kenji Fukunabe||Circuit board device and mounting method therefor|
|US20030209772||Dec 4, 2002||Nov 13, 2003||National Semiconductor Corporation||Integrated circuits; connecting contactor pads; protective coatings|
|US20030232462||May 19, 2003||Dec 18, 2003||Poo Chia Yong||Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods|
|US20040156177||Feb 3, 2004||Aug 12, 2004||Matsushita Electric Industrial Co., Ltd.||Package of electronic components and method for producing the same|
|US20050067680||Nov 19, 2003||Mar 31, 2005||Boon Suan Jeung||Castellated chip-scale packages and methods for fabricating the same|
|US20070048973||Aug 25, 2006||Mar 1, 2007||Shinko Electric Industries Co., Ltd.||Semiconductor device and method of manufacturing the same|
|JP2001210521A|| ||Title not available|
|JP2003008066A|| ||Title not available|
|JP2004044361A|| ||Title not available|
|JPH00575014A|| ||Title not available|
|JPH00697225A|| ||Title not available|
|JPS05927549A|| ||Title not available|
|JPS05943556A|| ||Title not available|
|JPS63232342A|| ||Title not available|
|1||Australian Search Report. May 15, 2005. 5 pages.|
|2||NN81055595: Edge Mounted MLC Packaging Scheme, May 1981: IBM Technical Disclosure Bulletin, May 1981 US: vol. 23, Issue #12. p. #5595-5598: Publication Date: May 1, 1981.|
|3||Written Opinion dated May 12, 2006 (5 pages).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7859094||Sep 25, 2008||Dec 28, 2010||Stats Chippac Ltd.||Integrated circuit package system for stackable devices|
|US8063493||Nov 30, 2009||Nov 22, 2011||Micron Technology, Inc.||Semiconductor device assemblies and packages|
|US8368199||Dec 9, 2010||Feb 5, 2013||Stats Chippac Ltd.||Integrated circuit package system for stackable devices and method for manufacturing thereof|
|US8466543||May 27, 2010||Jun 18, 2013||International Business Machines Corporation||Three dimensional stacked package structure|
| || |
|U.S. Classification||257/692, 257/668, 257/773, 257/E25.023, 257/E23.07, 257/E23.048, 257/774, 257/E23.061, 257/680, 257/698|
|International Classification||H01L29/40, H01L23/52, H01L25/10, H01L23/48, H01L23/498|
|Cooperative Classification||H01L2225/1064, H01L2924/15312, H01L23/49838, H01L23/49805, H01L25/105, H01L2924/09701, H01L2924/0002|
|European Classification||H01L23/498A, H01L23/498G, H01L25/10J|
|Mar 24, 2011||FPAY||Fee payment|
Year of fee payment: 4