|Publication number||US7268395 B2|
|Application number||US 11/141,865|
|Publication date||Sep 11, 2007|
|Filing date||Jun 1, 2005|
|Priority date||Jun 4, 2004|
|Also published as||US20050275016|
|Publication number||11141865, 141865, US 7268395 B2, US 7268395B2, US-B2-7268395, US7268395 B2, US7268395B2|
|Original Assignee||International Rectifier Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (35), Referenced by (3), Classifications (21), Legal Events (2) |
|External Links: USPTO, USPTO Assignment, Espacenet|
Deep trench super switch device
US 7268395 B2
A deep trench super switch device has a plurality of trenches, each of the trenches containing a gate electrode polysilicon layer on top of a plurality of stacked conductive floating polysilicon layers, the remainder of each of the trenches being filled with a nonconductive material.
1. A deep trench super switch device comprising:
a drain electrode;
a body formed on the drain electrode of a first conductivity type;
an epitaxial layer of a first conductivity type formed on the body of the first conductivity type;
a plurality of trenches etched into the epitaxial layer, each of the plurality of trenches containing a stack of conductive floating polysilicon layers, a gate electrode on top of the stack of conductive floating polysilicon layers, and a nonconductive material surrounding each of the gate electrode and the conductive polysilicon layers;
a plurality of channel regions of a second conductivity type, each of the channel regions being formed on the epitaxial layer and between two opposing trenches and opposite a respective gate electrode in each of said opposing trenches;
a plurality of source regions of the first conductivity type, each of the source regions being formed in one of the channel regions; and
a plurality of source contacts, each of the source contacts contacting one of the source regions and one of the channel regions.
2. The deep trench super switch device of claim 1, wherein the plurality of trenches are arranged parallel to one another.
3. The deep trench super switch device of claim 1, wherein the plurality of trenches extend for the entire depth of the epitaxial layer.
4. The deep trench super switch device of claim 1, wherein the nonconductive material is silicon dioxide.
5. The deep trench super switch device of claim 1, wherein the plurality of trenches do not extend for the entire depth of the epitaxial layer.
6. The deep trench super switch device of claim 1, wherein the gate electrode is a conductive polysilicon layer.
7. The deep trench super switch device of claim 1, wherein the stack of conductive floating polysilicon layers and the gate electrode have the same cross sectional area.
8. The deep trench super switch device of claim 1, wherein adjacent trenches have corresponding gate electrodes which are biased to a gate voltage.
CROSS-REFERENCE TO RELATED APPLICATION
This application claims the benefit of U.S. Provisional Application No. 60/577,017, filed on Jun. 4, 2004, the entirety of the contents of which is hereby incorporated by reference herein.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to semiconductor devices and processes for their manufacture, and more specifically relates to a trench type MOSFET with reduced RDSON and improved reverse recovery characteristics.
2. Description of the Related Art
High voltage superjunction MOSFET devices are well known. Such devices are usually made by a process in which multiple epitaxially grown layers with respective aligned P diffusions (for an N channel device) are formed to define spaced, elongated P type pylons or columns in an N type epitaxially grown substrate (N epi). These P type pylons are in charge balance with the surrounding N epi and, as a result, the concentration of the N epi can be increased, as compared to that of a conventional MOSFET, to reduce on resistance (RDSON).
This process is complex and requires a large inventory of epitaxial reactors and a large number of process steps. Further, the breakdown voltage of the superjunction device is very sensitive to the charge balance. Thus, a 10% deviation from an optimum design can defeat production of acceptable devices.
It would be very desirable to provide a device which can be made by a simpler process which has the benefits of the superjunction device but without the need for multiple epitaxial depositions and charge balance control.
SUMMARY OF THE INVENTION
In accordance with the invention, the P type pylons of the superjunction device are replaced by respective stacks of conductive polysilicon bodies separated by thin oxide, thereby to define capacitor stacks within the full depth of the trench. This will define an at least constant electric field along the trench depth from the top to the bottom of the epi layer (N type for an N channel device or P type for a P channel device). The doping concentration of the epi layer can be chosen to be as low as that of a corresponding superjunction device to achieve a low RDSON, high voltage MOSFET. Further, since the P column or pylon is not used, the JFET effect of the superjunctions is eliminated along with the charge balance problems.
Further, the body diode is similar to that of the conventional trench device so the reverse recovery property of the new device will be better than that of the superjunction device, particularly beneficial to a zero voltage switch (ZVS) topology application.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 is a cross-section through a small segment of a wafer (or die) of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 shows a small portion of the active area of a 600 volt N channel MOSFET made in accordance with the present invention. Other voltage ratings can be chosen, and the invention can be carried out as a P channel device.
In FIG. 1, an N epi drift layer 10, about 50 μm thick, is grown on an N+ body 11. A drain electrode 12 is formed on the bottom of body 11. Plural parallel trenches are etched into the N epi 10, two of which are shown as trenches 13 and 14. Trenches 13 and 14 may be about 36 μm deep.
The interior and bottom of trenches 13 and 14 are covered with a SiO2 or other insulator material 15 and 16 respectively and are filled by stacks of conductive polysilicon layers 20, 21, 22, 23 and 24 in trench 13 and polysilicon layers 30, 31, 32, 33 and 34 in trench 14. Layers 20 to 24 and 30 to 34 may have any desired thickness, and any number can be used. The spacing between trenches and the width of the trenches can be selected as desired. Each of the polysilicon layers are separated and insulated from one another by thin oxide layers 40, 41, 42 and 43 in trench 13 and 50, 51, 52 and 53 in trench 14. Oxide layers 40-43 and 50-53 (preferably SiO2) are each about 2 μm thick.
A standard trench MOSFET is then formed at the top of the die, including a P channel region 70, an N+ source region 71 and a source metal 72 which contacts the source and channel regions 71 and 70 respectively. Source, gate and drain terminals are formed as shown. It should be noted that the gate terminals are formed in polysilicon layers 20 and 30, and, thus these layers are biased to the gate voltage.
In FIG. 1, the polysilicon stacks 21 to 24 and 31 to 34 are floating and act as a series of capacitors which divide the drain voltage uniformly along the depth of the epi 10. Hence the electric field is relatively constant from top to bottom of the epi layer 10. The trenches may extend for the full depth of epi layer 10. A bottom epi layer can be left as shown as an option for a higher voltage device.
The doping concentration of epi layer 10 can be made as low as in a superjunction device to achieve a low RDSON, high voltage MOSFET.
Since the novel structure of the invention does not have the P column (for an N channel device) the “super” JFET effect is eliminated. Further, the body diode is similar to that of a conventional trench device so its reverse recovery property will be significantly improved from classical superjunction devices to make it perform better, especially in ZVS (zero voltage switch) technology.
Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art such as fill the trench with P/N diode instead of polysilicon. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5321298||Aug 30, 1993||Jun 14, 1994||Texas Instruments Incorporated||Soi wafer fabrication by selective epitaxial growth|
|US5430315||Oct 11, 1994||Jul 4, 1995||Rumennik; Vladimir||Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current|
|US6291298||May 25, 1999||Sep 18, 2001||Advanced Analogic Technologies, Inc.||Process of manufacturing Trench gate semiconductor device having gate oxide layer with multiple thicknesses|
|US6320222||Sep 1, 1998||Nov 20, 2001||Micron Technology, Inc.||Structure and method for reducing threshold voltage variations due to dopant fluctuations|
|US6414347||Feb 9, 2001||Jul 2, 2002||International Business Machines Corporation||Vertical MOSFET|
|US6440793||Jan 10, 2001||Aug 27, 2002||International Business Machines Corporation||Vertical MOSFET|
|US6509220||May 2, 2002||Jan 21, 2003||Power Integrations, Inc.||Method of fabricating a high-voltage transistor|
|US6512268||Aug 23, 2000||Jan 28, 2003||Fuji Electric Co., Ltd.||Super-junction semiconductor device|
|US6518145||Aug 6, 1998||Feb 11, 2003||International Business Machines Corporation||Methods to control the threshold voltage of a deep trench corner device|
|US6518616||Apr 18, 2001||Feb 11, 2003||International Business Machines Corporation||Vertical gate top engineering for improved GC and CB process windows|
|US6518739||Mar 22, 2001||Feb 11, 2003||Emerson Energy Systems Ab||Zero-voltage-switch snubber circuit|
|US6593619||Jun 2, 2000||Jul 15, 2003||General Semiconductor, Inc.||High voltage power MOSFET having low on-resistance|
|US6605838||Sep 30, 2002||Aug 12, 2003||International Business Machines Corporation||Process flow for thick isolation collar with reduced length|
|US6621122||Jul 3, 2002||Sep 16, 2003||International Rectifier Corporation||Termination structure for superjunction device|
|US6635526||Jun 7, 2002||Oct 21, 2003||Infineon Technologies Ag||Structure and method for dual work function logic devices in vertical DRAM process|
|US6677641||Oct 17, 2001||Jan 13, 2004||Fairchild Semiconductor Corporation||Semiconductor structure with improved smaller forward voltage loss and higher blocking capability|
|US6730606||Nov 3, 2000||May 4, 2004||Semiconductor Components Industries, L.L.C.||Trench growth techniques using selective epitaxy|
|US6750105||Oct 22, 2002||Jun 15, 2004||Power Integrations, Inc.||Method of fabricating a high-voltage transistor with a multi-layered extended drain structure|
|US6750507||May 14, 2002||Jun 15, 2004||Advanced Analogic Technologies, Inc.||Super-self-aligned trench-gated DMOS with reduced on-resistance|
|US6750524||May 14, 2002||Jun 15, 2004||Motorola Freescale Semiconductor||Trench MOS RESURF super-junction devices|
|US6756274||May 14, 2002||Jun 29, 2004||Advanced Analogic Technologies, Inc.||Fabrication process for a super-self-aligned trench-gated DMOS with reduced on-resistance|
|US6768170||Mar 6, 2003||Jul 27, 2004||International Rectifier Corporation||Superjunction device with improved avalanche capability and breakdown voltage|
|US6768171||May 2, 2002||Jul 27, 2004||Power Integrations, Inc.||High-voltage transistor with JFET conduction channels|
|US6784505||May 3, 2002||Aug 31, 2004||Fairchild Semiconductor Corporation||Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique|
|US6787847||May 30, 2002||Sep 7, 2004||Power Integrations, Inc.||High-voltage vertical transistor with a multi-layered extended drain structure|
|US6787872||Jun 26, 2001||Sep 7, 2004||International Rectifier Corporation||Lateral conduction superjunction semiconductor device|
|US6798020||Feb 10, 2003||Sep 28, 2004||Power Integrations, Inc.||High-voltage lateral transistor with a multi-layered extended drain structure|
|US6815293||Apr 30, 2002||Nov 9, 2004||Power Intergrations, Inc.||High-voltage lateral transistor with a multi-layered extended drain structure|
|US6818513||Dec 18, 2003||Nov 16, 2004||Fairchild Semiconductor Corporation||Method of forming a field effect transistor having a lateral depletion structure|
|US6822427||May 1, 2002||Nov 23, 2004||Technical Witts, Inc.||Circuits and circuit elements for high efficiency power conversion|
|US6825078||May 23, 2003||Nov 30, 2004||Taiwan Semiconductor Manufacturing Company||Single poly-Si process for DRAM by deep N well (NW) plate|
|US6838722||Mar 22, 2002||Jan 4, 2005||Siliconix Incorporated||Structures of and methods of fabricating trench-gated MIS devices|
|US6855985||Sep 29, 2002||Feb 15, 2005||Advanced Analogic Technologies, Inc.||Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology|
|US6858471||Sep 20, 2002||Feb 22, 2005||Vishay-Siliconix||Semiconductor substrate with trenches for reducing substrate resistance|
|US20030073287 *||Oct 17, 2001||Apr 17, 2003||Fairchild Semiconductor Corporation||Semiconductor structure with improved smaller forward voltage loss and higher blocking capability|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7378717 *||Nov 15, 2005||May 27, 2008||International Business Machines Corporation||Semiconductor optical sensors|
|US7772668 *||Dec 26, 2007||Aug 10, 2010||Fairchild Semiconductor Corporation||Shielded gate trench FET with multiple channels|
|US20100258866 *||Jun 24, 2010||Oct 14, 2010||James Pan||Method for Forming Shielded Gate Trench FET with Multiple Channels|
| || |
|U.S. Classification||257/342, 257/330, 257/E29.121, 257/331|
|International Classification||H01L31/062, H01L29/76, H01L31/119, H01L31/113, H01L29/94, H01L21/336, H01L29/78, H01L29/40, H01L29/417|
|Cooperative Classification||H01L29/407, H01L29/41766, H01L29/7813, H01L29/404, H01L29/7803|
|European Classification||H01L29/78B2A, H01L29/40P6, H01L29/78B2T|
|Mar 11, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Jun 1, 2005||AS||Assignment|
Owner name: INTERNATIONAL RECTIFIER CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QU, ZHIJUN;REEL/FRAME:016634/0393
Effective date: 20050527